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ABSTRACT
THREE-DIMENSIONAL MEMRISTOR INTEGRATED CIRCUITS AND
APPLICATIONS
SEPTEMBER 2017
PENG LIN
B.E., SOUTHEAST UNIVERSITY, CHINA
M.S., UNIVERSITY OF ULM, GERMANY
Ph.D., UNIVERSITY OF MASSACHUSETTS AMHERST
Directed by: Professor Qiangfei Xia

New computing paradigms are highly demanded in the “Big Data” era to efficiently
process, store and extract useful information from overwhelmingly rich amount of data.
New computing systems based on large scale memristor circuits emerged as a very
promising candidate due to its capability to both store and process information, thus
eliminating the von Neumann bottleneck in the conventional complementary metal oxide
semiconductor (CMOS) based computers. As the lateral scaling of the device geometry
approaching its physical limit, three-dimensional stacking of multiple device layers
becomes necessary to further increase the packing density. Moreover, innovations in the
3D circuits design can also provide the memristor system with low power consumptions,
low processing latencies and high throughput.
To build a working 3D memristor circuit, we conducted a systematic study. At
device level, good switching uniformity is a key requirement for the implementation of
large memristor array. We proposed to use geometry engineering to achieve more uniform
switching of memristors. Two types of nanostructured electrodes that can concentrate the
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electric field in the switching layer were proposed and fabricated. Experimental results
showed that the switching uniformities of memristors were significantly improved by our
methods, owing to confined filament formations inside the switching layer. At the
meantime, a lot of efforts were dedicated to make the device properties compatible with
the 3D integration process. For example, a low current Pt/HfO2/TiN based memristor were
developed to integrate with a foundry-built CMOS chip. Other issues such as tuning the
device nonlinearity were also explored.
At the next level, novel 3D integrated memristor circuits were designed and
fabricated. Innovations in the 3D architecture is essential to overcome some of the main
challenges in conventional 3D memristor circuits such as large sneak path problem. We
developed a highly functional, highly stackable layout for the 3D circuit. The new design
utilizes vertical oriented top and bottom electrodes, thus effectively reduces the wire
resistances and number of sneak paths for each memristor. At the same, densely distributed
input and output nodes at the top and bottom interfaces of the 3D circuit provide high
processing bandwidth for parallel computing applications. To fabricate such 3D circuit,
especially to integrate it with CMOS, we solved technological issues in the fabrication
processes such as layer-to-layer planarization and interconnections.
With extensive device engineering and process development, we fabricated the
world’s tallest memristor circuit to date and integrated it with the CMOS. The parallel
processing capability was demonstrated with high efficient convolutional kernel operations
inside the 3D circuits. As a demonstration, offline-trained convolutional neural network
(CNN) with hardware implemented kernels achieved very similar performance as software
kernels tested on MNIST database. At the same time, we showed that such parallel
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computing can also be used in video processing to achieve higher frame rate.
Demonstration of edge detection function using the 3D circuit was presented as an
example.
Finally, to build a more powerful 3D circuit, other functional circuits such as
sensors, amplifiers, logic circuits and many others can be integrated with the memristor in
the 3D fashion. We developed a transfer-printing method to prepare large arrays of 2D
materials which can be used to build a variety group of 3D stackable devices. This opens
opportunities for the design and implementation of some hybrid 3D circuits with extended
functions.
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CHAPTER 1
INTRODUCTION

1.1. Memristor and Its Role in Big Data Era
The fast-growing semiconductor industry has been the driving force for the
information revolution. Over the past 50 years, the industry has followed the Moore’s Law,
which predicted that the number of transistors on chip will double every two years [1, 2].
With developments and innovations in nanotechnology, the feature size of a transistor has
been shrunk from a few hundreds of nanometers back in 1990s, to 14 nm in 2014 and down
to 7 nm in forthcoming years. However, the ultimate shrinking of the feature size will soon
reach the end due to the intrinsic physical limitations. Thus, alternative approaches to
further improve the system capacity need to be developed.
At the meantime, the basic computing paradigms has been shifted from the taskcentric computing to data-centric computing. Under the context of “Big Data” Era, the
capacity of the digital data is growing exponentially. According to IBM, 2.5 x 1018 bytes
of data are being generated everyday as a result of in organizations and personal digital
activities [3]. To gain access to this large amount of information, the raw data needs to be
effectively stored, processed and understood. As a result, increasing storage capacity and
high efficient data processing are becoming more important in the big data era.
In the race for next generation nanoelectronic devices beyond the CMOS
technology, various candidates have been extensively studied. Among them, memristor is
one of most promising candidates. The concept of memristor was first envisioned by Chua
in 1971 [4] but hasn’t drawn significant amount of attentions until 2008 when researchers
at HP labs linked the concept of memristor to the resistive switching devices [5]. In general,
1

the memristor is a two-terminal, passive memory device that can also be interpreted as a
resistor with memory. Typical structure of the memristor is shown in Figure 1.1(a). An
insulating switching material is sandwiched in between two metal electrodes. The
resistance of the switching junction can be modulated by external electric stimuli such as
voltage or current. Changes in the resistance state is non-volatile so that it can be used to
store information. The typical bipolar switching behavior of the memristor is shown in
Figure 1.1(b). The example is an HfO2-based memristor with Pt bottom electrode and TiN
top electrode. During measurement, voltage bias is applied on top electrode while the
bottom electrode is grounded. When a positive bias goes beyond 1V, an abrupt increase in

Figure 1.1 Typical structure and DC characteristics of memristor. (a) The crossbar
structure of memristor with an insulating switching material sandwiched in between
two metal electrodes. (b) Typical switching behavior of a bipolar memristor. The
device can be switched in between different resistance state by external voltage
biases.

2

the current level is observed and the junction is switched into low resistance state. This
transition is defined as a SET process. On the contrary, when a negative bias larger than
-1.4V is applied, gradual decrease of current can be observed and the device is switched
back to high resistance state. This is called a RESET process. A lot of memristor devices,
like this one, can also be switched into intermediate resistance states so that multilevel
resistance states can be utilized and multiple bits of information can be stored in one cell.
The mechanism behind such switching behavior is commonly considered as the
formation and rupture of conducting filaments inside the switching layer [6, 7]. It could be
an oxygen deficient region, or could be metallic filaments that formed by metal ions
migrated from the electrodes. The resistive switching phenomena has been observed
among a large group of metal oxides as well as other insulating materials [8]. After years
of extensive research, great potential has been demonstrated. Fast speed, low power
consumption and good scalability are among the most promising properties of memristor.
For example, memristor devices with sub-10 nm feature size has already been
demonstrated [9, 10]. The filament responsible for the switching can be as small as 5 nm
so that dense array can be built without significant interference between adjacent cells [11].
Meanwhile, fast switching with 100 ps pulses was also reported [12] and the switching
power can be greatly reduced when the device scales into nanometer region [13]. On the
other hand, memristor has shown very good endurance of more than 1012 cycles and long
data retention for more than 10 years [14, 15], both features are important for data storage
applications. Finally, most of memristive devices reported so far can be fabricated at low
temperature, which makes them fully compatible with the CMOS technology and has good
potential to stack up to multiple device layers.
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All these figures of merit fit very well to the International Technology Roadmap
for Semiconductor (ITRS) requirements for use as next-generation data storage [16].
Memristors used for this purpose are also called resistive random access memory (RRAM).
Major manufacturers in memory industry have put a lot of efforts in memristor research
[14, 17-22]. These early demonstrations have shown great promise of memristor to use as
next generation storage medium. Compare with other emerging technologies such as SpinTransfer-Torque-Magnetic Random-Access-Memory (STT-RAM) and Phase-ChangeRAM (PC-RAM), memristor has demonstrated leading storage capacity and write
bandwidth [23]. However, the ultimate demand for novel memory device is the universal
memory which requires the device to be both fast and durable enough for computing
storage. So far, the endurance of the memristor needs further improvement to achieve this
goal.
On the other hand, other novel applications have been developed using memristor,
such as for logic [24, 25] security [26, 27] and RF circuits[28]. Among them, the use of
memristor for analog and neuromorphic computing has emerged as a very exciting
application for memristor. The combination of storage and processing is an exciting feature
for the memristor crossbar array as it overcomes the von Neumann bottleneck in
conventional CMOS computers. At the same time, the parallel architecture of such system
can be very efficient to perform data processing applications and thus being highly favored
by the emerging data-centric computing paradigms. For neuromorphic computing
applications, memristor is a very competitive candidate. A human brain contains about 80
billion neurons [29] and 150 trillion synapses [30]. To build such complex system requires
extremely high integration density. The high scalable, low power memristors are more
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suitable for this purpose. At the meantime, research showed that two-terminal memristor
device are more efficient to emulate the synapses in our brain. The characteristic synaptic
behaviors, such as spike-timing-dependent plasticity (SDTP), have already been
demonstrated on single memristor [31, 32].
The great promises demonstrated on the memristor have attracted a lot of interests
in the memristor research. Improvement in the performance of memristor system is highly
demanded to expand the capability of memristor for future applications. A very powerful
yet challenge approach is to integrate memristor into a three-dimensional system. In this
work, our focus is to overcome the design and fabrication challenges and implement highly
functional 3D memristor systems.

1.2. Three-Dimensional Memristor Integrated Circuits
A 3D system can be very promising in the big data era as it greatly increased the
packing density of the integrated circuit. The implementation of 3D circuit has already
been carried out in industry to keep up with the pace of data burst. The first commercial
flash drive based on vertical NAND structure was introduced in 2013 by Samsung and is
now widely adopted by Toshiba, Micron and others. With advances in the etching and
deposition technologies, the state of the art V-NAND products incorporate more than 48
stacking layers [33] with highest density reported at 4.29 Gb/mm2 [34]. Currently, the
improvement in packing density by using 3D V-NAND structure is far behind the
theoretical values [35]. One of the limiting factor for all 3D circuit so far is that the
peripheral circuit such as decoder and amplifier is still highly relied on the CMOS
technology and thus must be fabricated on the silicon substrate. As a result, a significant
amount of area on the substrate are being used for peripheral circuit and interconnects to
5

the stacked device layers. A staircase layout shown in Figure 1.2 is commonly used to
access the device in each 3D layer. As the number of stacking layer increases, the area of
peripheral circuit will also grow exponentially. The large footprint of peripheral circuit
significantly reduces the density of 3D circuit. At the same time, these long interconnects
can consume a significant amount of energy and causing delays in communications.
Innovative architecture that can improve the packing density will be highly appreciated to
unveil the true power of 3D stacking.

Figure 1.2 A bird-eye view of interconnection for each layer in vertical NAND
Flash[36]. The active area is limited due to the large peripheral circuit.
Demonstrations of 3D memristor circuits were reported over the years [24, 37-44]
but the research in 3D memristor circuits is still at its early stage of development. The
highest number of 3D stacked memristor circuit is only with 4 device layers [37, 44]. The
main problem with the memristor in large crossbar array is the sneak path problem, as
shown in Figure 1.3. The memristor is a passive device, thus entire memristor array can be
considered as a highly-interconnected network. Consequently, multiple pathways that are
parallel to the selected memristor are existed. The resistance of each path is determined by

6

Figure 1.3 Schematic of sneak path problem. The green path indicates the current
flow through selected memristor, the red path indicates one of the sneak path.
the wire resistance and the junction resistance of the memristors. Because of the existence
of sneak paths, the result read from the sensing circuit will be largely affected by the current
flowing through the sneak paths. Making device with high current-voltage nonlinearity has
proved to be effective in reducing the sneak current. Most common approach is to integrate
a selecting device with memristor and form a one-selector-one-memristor (1S1M/1S1R)
structure [44-47].

However, the performance of 1S1R in large array are usually

deteriorated due to existence of wire resistance. Meanwhile, the fabrication process of the
selector device has also to be compatible with the 3D circuit. For example, one of the
challenges in the V-NAND structure is the conformal deposition of materials into high
aspect-ratio holes. Such problem is more pronounced for selector devices as the thickness
plays an important role in determine the electrical performance [47]. On the circuit level,
the use of the long staircase interconnects is not only limiting the density of the 3D circuit,
but also introduces additional wire resistance that can further deteriorate the sneak path
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problem. An alternative solution by Strukov and Williams [48] can be a promising
replacement. The schematic of the structure is shown in Figure 1.4.

Figure 1.4 Schematic of the 3D memristor/CMOS hybrid circuit with areadistributed interfaces.
In this design, area-distributed interfaces are used for interconnection between different
memristor/CMOS layers. An additional translation layer is introduced in between
memristor layers so that the bottom electrodes are shifting towards a new location in the
upper layer and forming memristor with a different top electrodes. By doing so, unique
access to each memristor in the 3D circuit is retained. More interestingly, the area
distributed CMOS interface on the substrate divides into two groups, one for bottom
electrodes and the other for top electrodes. The two groups of interfaces are addressed
individually from two separate row and column decoders. Thus, each memristor in the 3D
circuit is mapped into a four-dimensional address space. The fourth power of address
provides the 3D circuit with almost infinite number of stack-ability. By using this novel
architecture, higher packing density can be achieved over the conventional 3D structure.
At the same time, the densely distributed vias can also contribute to much less wire
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resistance in the 3D array. However, to build such 3D circuit is still quite challenging. First,
the fabrication process of such architecture can be costly because of its complicated
structure with additional translation layers. The operation of this 3D circuit can be more
vulnerable to defects and sneak path problem due to its high connectivity. The main goal
of our research is to target all the aforementioned issues and challenges and provide a
feasible solution towards the implementation of high capacity and high performance 3D
memristor circuits.

1.3. Dissertation Overview
The dissertation will focus on four parts. We first address the issues of device
engineering for better device performance and better compatibility with 3D integration. On
the circuit level, we propose a unique 3D structure that combines higher packing density,
cost-effective fabrication process and high parallel processing capability. With the
fabricated 3D memristor circuits, we explored its functionality for novel computing
applications. Finally, we extend the scope of our research on the advanced nanofabrication
methods towards the preparation of large array of 3D-stackable 2D materials patterns.
Chapter 1 gives the general introduction on the background of the dissertation,
including the basis of memristor and 3D memristor circuits.
Chapter 2 addresses the integration challenges on the device level. First, the
geometry of the electrodes can affect the performance of memristors. Two methods based
on geometry engineering were proposed to improve the switching uniformity, one with tip
shaped electrodes, and the other one used tilted evaporated bottom electrodes. At the
meantime, low current memristors were engineered for the integration with CMOS. Further
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efforts were put to incorporate a high current-voltage nonlinearity selector device to the
memristor device.
Chapter 3 shows the design and process development for the 3D memristor circuits.
We proposed a novel CMOL-like architecture for the 3D circuit. The advantages in the
circuit design effectively reduced the wire resistance and sneak path problem in the
crossbar array while providing promising properties for parallel computing. By utilizing
the cost-effective design and carefully engineering the integration process, world-record of
memristor circuit with 8 monolithic integrated memristor layers were demonstrated.
Chapter 4 explores the applications of the 3D circuits, especially aimed at novel
computing applications. First, we studied the performance of the 3D circuit for the basic
computing tasks such as performing vector matrix multiplication operations. Next, we
demonstrated highly parallel kernel operation in the 3D circuits and showcased two
exciting applications in convolutional neural network and video processing.
Chapter 5 proposes a novel generic fabrication method to produce large area thin
films of 2D materials. The group of 2D materials is promising for use to build 3D stackable
nano devices but currently their applications are greatly limited by the synthesis process.
Our proposed method is a transfer printing based process targeting at precise control over
the location, size and thickness of the thin films. Technical challenges are solved and
transistors built with printed 2D patterns were demonstrated. The novel fabrication
methods are the key to technology innovations in the post-CMOS era and pave the way to
new device, new architecture and new functionality of the system.
Chapter 6 summarized the results and contributions of this dissertation and provide
some insights into future work.
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CHAPTER 2
MEMRISTOR DEVICE ENGINEERING

2.1. Background
The memristor has shown great promises to use as next generation nanoelectronic
devices. Good scalability, fast switching and low power consumption are among the most
attractive properties for memory and computing applications. Current implementations of
memristor into large scale array are mainly limited by two issues. The first problem is the
variations in the switching uniformity. A uniform switching requires the switching voltages
and resistance values in both ON and OFF state to be uniform from cycle to cycle and from
device to device. Large variations in the switching behaviors can raise challenges in the
design and operation of the memristor circuits. Another challenge is to overcome the sneak
path problem in the crossbar array. On one hand, the sneak current can be greatly confined
by integrate a transistor with memristor to form a 1T1R structure. However, the addition
of a transistor increases the footprint of the cell size and yet makes it hard to stack into 3D
circuit. More promising approach is to integrate a selector device with similar metalinsulator-metal (MIM) structure. The device can either have high current-voltage
nonlinearity [45] or with threshold switching characteristics [47].
Engineering the performance of the memristor is a complicated problem because
changes in material configurations, fabrication conditions and device geometries can all
contribute to different switching behaviors. Further efforts are needed to make sure the
device performance is consistent when integrate into 3D circuit and the fabrication process
is compatible with the BEOL process. In this chapter, we targeted on two aspects of device
level engineering for integration of memristor into 3D circuit. First, we tried to improve
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the device performance by modify the device geometry, particularly, the electrode
morphologies. Meanwhile, we conducted a series of research on tuning the device
properties for integration into the 3D circuits. Low switching current that fulfils the
requirements from CMOS chip was achieved through tuning the deposition conditions. At
the meantime, a high nonlinear selector device based on TiO2 tunneling junction is
developed to improve the device performance of memristor in the presence of sneak paths.

2.2. Geometry Engineering for Better Switching Uniformity
Good switching uniformity is highly desired for the operations of large memristor
array. The variations in the switching voltages, ON/OFF resistances will cast significant
challenges for the design the peripheral circuits. A lot of efforts have been done in search
for the best material system for memristor. Thermodynamics of the material system can be
one criteria for screening a better switching layer [49]. For example, TaOx and HfOx based
memristors have shown very good switching properties such as high device yield and good
endurance [14, 15]. The conduction phase and insulating phase of these materials are rather
stable from each other and thus contribute to better switching properties. However, even
with a good material system, the switching locations and compositions are still hard to
control. At the same time, the switching uniformity may be greatly improved if the location
of the filaments can be confined. Several methods were proposed and studied previously.
Reports on embedding metal nanodots into the switching layer were found in literatures
[50, 51]. The nanodots limit the location of electron injection so that the switching becomes
more uniform. Similar effort has also been achieved by forming a SiOx insulating
structures on the surface of electrodes so that filaments can only grow through the small
openings in the SiOx layer [52]. Meanwhile, a more direct method to confine the filament
12

formation was reported by using pyramid or tip electrodes [53, 54]. Improved switching
uniformity was achieved by confining the switching in the tip region. However, these
structures did not provide a true confined region because the top electrodes and switching
layer followed the contour of bottom electrodes. The filaments can still be formed outside
the tip region. Meanwhile, both methods were not based on crossbar structure so addressing
each device could be a potential problem.

2.2.1. Memristor with Tip-Shaped Electrodes
An ideal structure to confine the switching location would be having the switching
layer sandwiched in between both tip-shaped bottom and top electrodes. The schematic of
such structure is shown in Figure 2.1. Bottom and top electrodes with tip-shaped crosssectional profile are put perpendicular to each other and a switching material is sandwiched
in between them. Conductive filaments are likely to be formed in between the triangular
tips due to the enhanced electric field and short conducting path. This could lead to a
confined filament region with small filament size which translates to uniform switching
with low power consumption. A simulation of the electric field distribution using this tipshaped structure and conventional planar device structure further confirmed our
assumption, as show in Figure 2.2. The COMSOL simulation is based on a Pt/TiO2/Pt
memristor but can be applied to different material system with the metal-insulator-metal
(MIM) structure. The thickness of the switching layer for both structures were set to the
same value. As we can see from the simulation, the electric field is highly concentrated at
the tip region.
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Figure 2.1 Illustration of memristor with tip-shaped top and bottom electrodes.
Filaments are likely to be formed in between the tips due to the enhanced electric
field.

Figure 2.2 Simulation of electric field distribution of device with (a) tip-shaped
electrodes and (b) conventional planar electrodes. The electric field is highly
localized in between two tip-shaped electrodes.
The fabrication of such structure is extremely difficult using conventional
lithography and fabrication methods. Here we developed a novel transfer-printing based
method to fabricate this unique structure. Sharp-tip with 5 nm tip width is formed utilizing
the anisotropic etch effect of silicon in KOH solutions. The schematic of the fabrication
process is shown in Figure 2.3. The anisotropic etch of silicon is known for a long time
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[55]. Because of the tight bond of silicon atoms in the <111> plane, the etch rate on <111>
direction will be more than two orders of magnitude slower than the other crystalline plane.
Such etch process is commonly used to obtain sharp trenches with an angle of 54.74° on
<100> silicon wafer. The tip radius can be extremely sharp due to the high etch selectivity
between different crystalline orientations. To produce the tip-shaped electrodes, sharp
trenches can serve as a perfect mold and were used for the fabrication of top electrodes.
During fabrication, Pt top electrodes were deposited into the trenches on the mold by ebeam evaporation. The Si mold was previously treated with a self-assembled monolayer
(SAM) of Tridecafluoro-1,1,2,2-tetrahydrooctyl trichlorosilane to avoid the sticking of Pt
electrodes to the mold. A PVA based supporting template was cast on the mold and peel
off after curing. The better adhesion between the Pt and PVA facilitated the releasing of
top electrode from the mold. At the same time, the Pt deposited outside the trench was still
bonded strongly to the Cr etch mask and stay on the mold because of the selective treatment
of SAM to silicon against Cr. Because the Pt electrodes are only 20 nm thick, the mold can
be conveniently re-used for many times. We chose PVA as the supporting template because
of its good water solubility at elevated temperature (70 °C) so it can be conveniently
dissolved after the transfer process. Same process can also be used for bottom electrode
fabrication except a different polymer matrix should be used as the substrate to land the
final device. An alternative method for bottom electrodes fabrication was developed that
forms sharp tips directly on a silicon substrate. The elimination of transfer process reduced
the complexity of the method. For device fabrication, we used SOI wafer instead of Si
wafer to avoid leakage between different electrodes from the semiconducting silicon body.
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Figure 2.3 Schematic of the fabrication of tip-shaped top and bottom electrodes. A
sol-gel based TiO2 layer is applied in between the top and bottom electrode as the
switching material.

Figure 2.4 SEM images of the tip forming process using combined dry/wet etch
process. The formation of hourglass structure was critical to achieve a uniform tip
width in an array.
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The etching process was carried out in three steps. First, high aspect ratio silicon
lines were etched by SF6/O2 etch with a stack of 10 nm Ti / 10 nm Cr etch mask. Another
10 nm Cr was deposited on the etched sample and later served as a sacrificing layer for
liftoff. Next, precise KOH etch of the silicon lines transformed them into hourglass
structure. The KOH etch was taken place at 70 °C with a KOH concentration of 33%. The
hourglass structure is important to create a weak point in the structure among all the
electrodes so that a uniform release and sharpening can achieved inside an array. Finally,
a quick dip in the HNA (HF : HNO3 : CH3COOH = 2 : 300 : 100 ) solution shrunk the
width of the hourglass structure and released the upper part of the pattern at the weak point.
The tip-shaped silicon ridges were then formed on the substrate. 20 nm Ti/Pt were
deposited on top of the ridges and followed by liftoff in CR-7 solution (from Cyantek).
This finished the bottom electrode fabrication. The evolution of the tip forming process
was captured and shown in Figure 2.4. To assemble the memristor, we chose a sol-gel
based TiO2 film as the switching layer [56] because the sol-gel film can remain relative
soft before curing so as to achieve better contact to both sharp electrodes. The compositions
of the TiO2 precursors were titanium isopropoxide (TTIP), hydrochloric acid (HCL) and
ethanol mixed at 1.53 : 0.22 : 14.5 ratio. The mixed solution was stirred at room
temperature for 5 hrs and aged for 2 days before use to allow fully hydrolysis of TTIP.
During the assemble, we found that the best way to cast the sol-gel was to directly cast the
droplets onto the sample by pipette instead of using conventional spin-coating process. The
reason was that the spin-coated sol-gel film lost most of solvent during the process and
became too rigid for the printing of top electrodes. After the assembly, the devices were
annealed at 250 °C for 24 hrs before testing. Figure 2.5 shows the SEM images of tip-
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shaped electrodes and molds. The cross-sectional image of the mold for the fabrication of
top electrodes is shown in Figure 2.5(a) and the fabricated top electrodes are shown in
Figure 2.5(b-c). The images of the bottom electrodes are shown in Figure 2.5(d-f). 5 nm
tip-width are identified.

Figure 2.5 SEM images of the top and bottom electrodes with triangular shape
cross-section. (a) The silicon trench as the mold for the top electrode fabrication.
(b)-(c) SEM images of the top electrodes on PVA substrate. (d) Cross-sectional
image of the sharp tip of bottom electrode (e) 5-nm tip-width was observed (f)
bottom electrodes with fan-out area showing good connection.
The final crossbar array is shown in Figure 2.6. The transfer printing process
required very good control in the process conditions, but we were still able to fabricate
some working memristors. In some sample area, we did observe some cracking of the top
electrodes, so the actual contact area may not be ideal. A comparison of the switching from
a conventional planar device and the assembled tip-shaped device is shown in Figure 2.7.
The switching uniformity has been improved by using the tip-shaped electrodes. A more
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sophisticated approach would be to passivate and planarize both electrode with some lowK dielectric film (e.g. SiO2) first and then use etch-back to only expose the tips of the
electrodes. In that way, the assembly can be more faithfully done and it also becomes
possible to use all types of switching materials rather than the sol-gel films. However, such
process is very complicated and not going to be cost-effective. In the next section, a
simplified approach was proposed that can also provide good electric field enhancement
inside the switching layer. Before moving directly to the next chapter, the method
developed in this section to produce fine tip structure can be interesting for some other
applications. For example, we applied the same method to produce a microneedle array for
biological applications. The SEM images of the microneedle array is shown in Figure 2.8.

Figure 2.6 Images of the assembled memristor crossbar array with tip-shaped
electrodes. (a) Optical Micrograph of the array. (b) Magnified SEM image showing
the tip-shape top electrodes embedded into the TiO2 sol-gel switching layer.
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Figure 2.7 Comparison of switching uniformity from (a) conventional device
structure and (b) Tip-shaped electrodes. Improvement in switching uniformity was
observed.

Figure 2.8 SEM images of the microneedle array fabricated for biological
applications.

2.2.2. Memristor with Tilted Evaporated Electrodes
One advantage of memristor over CMOS technology and other emerging
nanoelectronic devices such as STT-RRAM and PCRAM is its simple structure and thus
has the potential to greatly reduce the fabrication cost – a key factor for semiconductor
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industry. In the last section, we proposed to use tip-based electrodes to improve the
switching uniformity. Highly concentrated electric field is expected to confine the filament
formation during the forming and switching process. A minor drawback of the method is
its increased complexity in fabrication. Inspired by the previous method, we propose a
novel yet simplified method that can also provide some level of electric field concentration.
Such enhancement is achieved through tilted evaporated bottom electrodes. The different
incident angles of metal vapors result in different surface roughness. The electric field
enhancement is then achieved on the rough surface of the bottom electrodes.

Figure 2.9 Schematic of the tilted evaporation configuration. The sample is mounted
on a home-made tilted stage. Pattered sample is aligned in parallel to the tilted
direction to avoid deposition on the sidewall of the photoresist.
The tilted evaporation was done using a home-made tilted stage during the e-beam
evaporation process, as shown in Figure 2.9. The angle of the stage can be adjusted
manually before the evaporation. The stage was aligned right above the evaporation source
so the incident direction can be precisely controlled. For the tilted evaporation, it is also
important to align the pattern in parallel to the tilting direction to avoid metal deposition
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on the sidewalls of the photoresists because those metal flakes on the sidewall can generate
spikes at the edge of the pattern after the lift-off process. The spikes usually result in
significant higher height profile than the artificial roughness we wanted on the surface of
the electrodes and found to have high probability to cause defects. Negative tone
photoresist was used to further reduce the chance of getting these spikes.
To provide a flat surface before deposition, all samples were thoroughly cleaned
before the fabrication of bottom electrodes. The cleaning processes are as follows. First,
the wafer was soaked in acetone and sonicated for 2 mins to remove the inorganic particles
on the sample surface. Next, piranha etch (H2SO4 : H2O2 = 3 : 1) was used to dissolve the
organic contaminations as well as creating a thin layer of oxide on the surface. Finally, a
brief dip in 1:50 HF solution for 30s was used to remove the thin oxide layer which usually
contains a lot of metal ions. The quality and roughness of the electrodes deposited at
different incident angles were examined by Atomic Force Microscope (AFM), as shown in
Figure 2.10. Four samples with different angles at 0, 35, 55 and 75 degrees were prepared.
The thickness of the metal layers was kept at around 20 nm and deposition rate of 0.7 A/s
was used for all evaporation processes. As we can see in Figure 2.10, the surface of the
electrodes becomes rougher as the tilted angle increases. A control sample of original SiO2
substrate after the cleaning process is shown in Figure 2.10 (e) as a reference. At high tilted
angle such as 75◦, large metal particles were observed. Quantized analyze of each sample
using the Root Mean Square (RMS) value is shown in Figure 2.10(f) which further revealed
this trend.
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Figure 2.10 AFM Image of the surface roughness of the tilted evaporated sample
with 2 nm Ti / 20 nm Pt. The AFM deposited at (a) 0◦, (b) 35◦, (c) 55◦ and (d) 75◦.
Insets are the AFM images scanning across the bottom electrodes, showing no spikes
at the edges. Scale bar: 2 µm. (e) Reference AFM image of blank SiO2 sample (f)
RMS value of the AFM images shown in (a)-(e). The blue curve is the reference
SiO2 sample.

Figure 2.11 DC characterization of Pt/HfO2/Ta memristor devices with bottom
electrode deposited at (a) 0◦, (b) 35◦, (c) 55◦
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Memristors with different switching layers and electrodes were studied. Figure 2.11
shows an example of memristor based on Pt/HfO2/Ta system. The device was patterned by
e-beam lithography with a junction area of 1µm x 1µm. 20 nm Pt bottom electrodes were
prepared by tilted evaporation at different angles. 5 nm HfO2 switching layer was deposited
by Atomic Layer Deposition (ALD) at 250◦C. Top electrodes with 50 nm Ta and 10 nm Pd
capping layer were deposited by DC sputtering. The devices were tested using Keysight
B1500 parameter analyzer. During measurement, voltage bias was applied on the top
electrodes while the bottom electrodes was grounded. From the IV measurements, we did
not find clear evidence of improved switching uniformity from different angles since the
uniformity of device at 0◦ was already very uniform. However, at higher angle, the device
clearly became non-uniform and we did not find good switching from the 75◦ sample. At
the meantime, lower switching current of memristors was observed on rougher surface
deposited at higher incident angles. To understand this phenomenon as well reveal the
electric field distribution inside the switching layer, we did electric field simulation based
on the geometric data obtained from AFM study, as shown in Figure 2.12. From the
COMSOL simulation, concentration of the electric field at small regions were observed
near the artificial protrusions created on the surface of bottom electrodes. However, at
higher tilted angle, the roughness, especially the peak-to-valley height of the electrodes
become overwhelmingly larger than the thickness of the switching film and thus causing
the device to become unstable and defective. Based on simulation, it is expected that
monotonically increase the tilting angle may not be helpful to improve the switching
uniformity. Instead, an optimal angle may exist in the middle of the testing range.
Regarding the lower switching current, we also observed that the number of the electric
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field hot spots are decreased with rougher surface. This may indicate that in a switching
event, multiple filaments are formed and contributing to the conduction of electrons. With
reduced number of hot spots, the number of formed filaments are also reduced so the
switching current was reduced. On the other hand, the reduced current can also result from
the concentrated electric fields that produced thinner conducting filament. The lower
switching current can reduce the power consumption of the system and our methods
provides an interesting development regarding this feature.

Figure 2.12 COMSOL Simulation of the electric field distribution of memristor
devices with bottom electrodes deposited at different angles. With higher surface
roughness, the electric field is concentrated at smaller region.
To further investigate the effectiveness of our method to improve the switching
uniformity, another Pt/HfO2/TiN memristor device with slightly degraded switching
uniformity was included in the study. The memristors were patterned by photolithography
with a junction size of 5 x 5 µm2. As shown in Figure 2.13, the original device at 0◦ has
shown some variations in the switching uniformity and has been improved from samples
deposited at 35◦. More variations were observed for devices deposited at 55◦ and we were
unable to get very good switching at 75◦. The degradation of switching at higher deposition
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angles were consistent from the previous set of devices and better switching in 35◦ sample
is very promising.

Figure 2.13 DC characterization of micro-scale Pt/HfO2/TiN memristor devices with
bottom electrode deposited at (a) 0◦, (b) 35◦, (c) 55◦
Statistical comparison was carried out to analyze the uniformity of samples, as
shown in Figure 2.14. The cumulative distribution function (CDF) summarizes the cycleto-cycle uniformity of each devices while the device-to-device uniformity can also be
reflected by the different colors of devices deposited at different incident angles. First, we
compared the uniformity of the ON/OFF state of the memristors. In general, the cycle-tocycle uniformity of the Pt/HfO2/TiN devices kept very well for samples from all angles.
The 35◦ sample shows slightly better device-to-device uniformity in this category. The
accuracy of the resistance state is important to guarantee large sensing margin in the
memristor circuits. Regarding the switching voltages, the 35◦ sample were also shown
better cycle-to-cycle and device to device uniformity which demonstrated feasibility of
using our method to improve the device performance. For this batch of experiment, we did
not observe significant current reduction at higher deposition angles. This could partly
relate to the increased dimensions of the device.
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Figure 2.14 Cumulative Distribution of the (a) ON/OFF state resistances and (b)
switching voltages of different devices/cycles from memristors with bottom
electrodes deposited at different angles.
In summary, we studied the switching properties of memristor with bottom
electrodes deposited at different tilting angles. The tilted evaporation produced artificial
roughness and thus concentrated the electric field distribution into small region. Better
cycle-to-cycle and device-to-device uniformities were observed for samples deposited at
35◦ suggested that some roughness on the surface of electrodes are helpful.

2.3. Materials Engineering for Compatibility in 3D Integration
Several technological issues were addressed in this section to make the memristor
compatible with the 3D integration. Problems can arise from the circuit operations and the
fabrication processes. At circuit level, there are two main issues. First, the operation
conditions of memristors, such as switching voltages/current need to comply with
requirements from the CMOS peripheral circuits. Second, the memristor should have
enough capability to resist the sneak path problem. On the other hand, during the complex
3D integration process, the memristor should have enough capability to resist the UV and
thermal exposures. The fabrication of memristor on upper layer should not cause
malfunction of memristor in the lower layers.
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2.3.1. Low Current Pt/HfO2/TiN Memristor
When migrating from a single device into a memristor system with integrated
peripheral circuits, a lot of engineering issues arises. First, the memristor is accessed
through the peripheral circuits inside the integrated chip. The peripheral circuit has more
strict requirements for the operation conditions. One important issue is the switching
current. Most of the memristors reported so far are still operated at hundreds of µA to a
few mA levels while dense CMOS technology usually has smaller operating current [57].
To accommodate this problem, we set the target to reduce the maximum current that passes
through the transistor to be less than 150 µA. If the memristor becomes too conductive,
especially in its ON state, most of the voltage biases will be dropped on the drive
transistors. In such case, the device will be stuck at ON state and cannot be reset.

Figure 2.15 Low current Pt/HfO2/TiN Memristor developed for the integration with
CMOS. (a) The desire of low current memristors to operate with the serially
connected transistor [57]. (b) The schematic of structure and fabrication process.
The key step is the reactive sputtering of TiN electrodes using Ti target with a
mixture of N2/Ar gas flows.
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A low current Pt/HfO2/TiN memristor was developed to accommodate this
requirement from CMOS circuit. The structure and deposition conditions of the memristor
device are shown in Figure 2.15. First, 20 nm Pt bottom electrode was deposited by e-beam
evaporation with 1.5 nm Ti adhesion layer. After that, 5 nm HfO2 switching layer was
deposited either by RF Sputtering or ALD. Finally, top TiN electrodes were deposited by
reactive DC sputtering of Ti target with varying partial pressure of the Ar/N2 gases. An
initial electroforming step is not necessary for this memristor device. This is achieved by
optimizing the thickness of the HfO2 switching layer. The electroforming step usually
requires higher voltage bias and makes the voltage supply more complicated to design.
Meanwhile, it may be a potential issue when operating in crossbar array if the forming
voltage is significantly larger than the switching voltages. The deposition of HfO2
switching layer can be either ALD or RF sputtering and yield similar performance. Both
methods are in compatible with the BEOL process but applicable to different circuit
designs. The room temperature sputtering process is preferred for layer by layer stacking
multiple memristor crossbar layers where multiple depositions are needed. The ALD
process is preferred for vertical stacked 3D circuit where layers of bottom electrodes were
fabricated first and the switching layer are deposited in the last step. In such case, better
coverage can be achieved by ALD to fill in the high-aspect ratio openings. To tune the
device properties, especially the switching current, the key step is the reactive sputtering
of the TiN top electrode. It was found that by increase the N2 flow ratio during the reactive
sputtering of the TiN, the composition of the electrode changed from Ti-rich TiN into Nrich TiN electrodes. Figure 2.16 shows the comparison of switching behavior of memristor
with TiN electrodes deposited with varying N2/Ar partial pressure.
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Figure 2.16 Switching current reduced with N-rich TiN electrodes. (a) 12.5%, (b)
25% and (c) 37.5% of N2 was added during the DC reactive sputtering of TiN top
electrodes. (d) On state current decreased from ~1 mA down to 1 µA.
A clear trend of decreasing switching current was achieved by using N-rich TiN
top electrodes. With N-rich TiN electrodes, the ON state current of the memristor reduced
for three orders of magnitude down to 1 µA. At the same time, the OFF state current did
not change with different TiN compositions. We think the OFF state current is mainly from
the intrinsic leakage current from the switching layer and mainly related to the deposition
quality of the switching film. A possible reduction in the OFF state current could be
achieved when scaling the device junction area into nanoscale region. At the same time,
we found the switching voltage of this device was slightly increased for device with N-rich
TiN electrodes. This is probably because of some voltage dropped on the slightly more
resistive N-rich TiN electrodes. With further fine-tuning the deposition conditions, a
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balance among the ON state current level, switching voltage and ON/OFF ratio are
achieved for TiN electrode deposited with 28% of N2 partial pressure, as shown in Figure
2.17. The device also showed fast switching with 10 ns pulses, good endurance of more
than 105 pulses and long data retention of more than 105 s at 150 ◦C

Figure 2.17 Low-current, CMOS compatible memristor developed for the
integration. (a) Typical switching behavior of the memristor with 28% N2 flow used
during TiN deposition. (b) Fast switching was observed using 10 ns pulses. (c) Good
endurance > 105 pulse cycles and (d) >105 s data retention at 150 ◦C are
demonstrated.

2.3.2. High Nonlinear Pt/Al2O3/TiO2/TiN Memristor
One of the limitation from the Pt/HfO2/TiN device we developed in the above
section is its relative low nonlinearity, which is smaller than < 3. The nonlinearity ratio is
critical in determine the size of the array that the memristor can operate in the worst-case
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scenario and thus the requirement for memory applications. To provide capability of using
3D circuit for memory applications, we are interested to search for a high nonlinear device.
For a M x N crossbar array shown in Figure 2.18(a), the equivalent transferred circuit
diagram is showing in Figure 2.18(b). The resistance from all the sneak path can be
calculated as:
𝑅"# =
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Figure 2.18 A M x N crossbar array and its transformed circuit diagram showing
the sneak path. Cited from [58]
For each sneak path, there are 3 memristors in between the selected word line and
bit line. The resistance of the first memristor is denoted as Rs1, second as Rs2 and third as
Rs3. Different biasing schemes on both selected and unselected word line and bit line will
determine the actual voltages applied on each memristor in the array. Detailed study of the
sneak path problem can be found in literatures [58, 59]. In conclusion, by using a good
biasing scheme, the voltage applied on the memristor in sneak path will only be a fraction
of the voltage applied on the selected memristors. The most widely used two schemes are
1/2V and 1/3V methods. Under the assumption of low wire resistance, maximum of 1/2V
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or 1/3V will be applied on the memristor in the sneak path. The example of 1/3V biasing
scheme is shown in Figure 2.19. The current-voltage nonlinearity of the device is then
become beneficial because the sneak current flow through the sneak path will be
exponentially reduced.

Figure 2.19 The 1/3V biasing scheme
With sneak current, the output current read by the sensing circuitry will be affected.
As the array size increases, more leakage current can flow through the sneak path and
eventually makes the sensing margin diminished. Thus, the ON/OFF ratio and nonlinearity
are the two parameters that will determine the circuit performance under the presence of
sneak path. A simulation on the sensing margin of an 8 x 8 memristor crossbar array is
carried out using Matlab and shown in Figure 2.20. The sensing margin simulates a
practical implementation of CMOS sensing circuitry with fixed sensing resistance. The
sensing resistance is chosen to be 𝑅/( ∗ 𝑅/11 and the sensing margin is defined as (VlrsVhrs) / Vdd * 100, here RON and ROFF is the ON and OFF resistances of the memristor
device, Vlrs and Vhrs is the sensed ON and OFF voltages across the sensing resistance. From
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the simulation, we can see that the sensing margin is exponentially depended on the
nonlinearity where the ON/OFF ratio is less critical as long as the ON/OFF ratio is
reasonably high (>5). If we assume a Vdd of 5 V and a sensing margin of 10% (500 mV),
nonlinearity > 15 is preferred for device to work in the 8 x 8 array.

Figure 2.20 Matlab simulation of the sensing margin of a 8 x 8 memristor array with
different device nonlinearity and on/off ratio.
Based on the simulation results, the Pt/HfO2/TiN we developed in the previous
section may only be suitable for operating in a small scale. In order to build a dense 3D
circuit, a more nonlinear memristor needs to be developed. A common approach is to
integrate a high nonlinear selector device with the memristor. Among the candidate for the
selector, metal oxide tunneling junction is a widely-adopted selector structure for
memristor. For example, TiO2 based selector devices were previously reported and showed
good nonlinearity [45, 46].
An attempt to integrate the TiO2 based tunnel junction selector with the
Pt/HfO2/TiN device was carried out. First, we fabricated test samples of Pt/TiO2/Pt
structure with different thickness. The different thickness of TiO2 can tune the tunneling
current. Figure 2.21 shows the nonlinearity and current level of TiO2 selector. The
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nonlinearity is defined as the current ratio between a full bias and half bias to target for the
V/2 biasing scheme. As we can see from Figure 2.21 (b), the nonlinearity increases as the
oxide thickness increases. Device nonlinearity of 50 was obtained when read from a
moderate bias of -1V. At the meantime, the current decreased significantly with increasing
oxide thickness. Since the selector device will be in series connection with the memristor,
the resistance of the selector device needs to be carefully chosen to match the resistances
of the memristor. At the same time, because of the defects in the TiO2 layer, a relatively
low breakdown voltage at about 2V were observed for these test samples. This require
more precise pairing of the resistance level between the selector device and memristor.

Figure 2.21 Nonlinear IV characteristics of the Pt/TiO2/Pt selector device. (a) The IV
plot of different oxide thickness. (b) Extracted nonlinearity and current level vs
oxide thickness.
To target an ON state current of 100 µA for the memristor, the thickness of TiO2
layer was chosen to be 3.3 nm to achieve balance between high nonlinearity and high
resistance. Both HfO2 and Al2O3 were used to integrate with the selector. Based on our
experiences, the Al2O3 devices worked more stable than the HfO2 devices. Figure 2.22
shows three typical IV curves of the integrated Selector/Memristor devices. The TiO2
selector was deposited on top of bottom electrodes and then covered by 5 nm Al2O3
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switching layer. Finally, 40 nm TiN top electrode and 10 nm Ru capping layer was
deposited to finish the device fabrication. For this integrated selector/memristor device, we
found three distinct switching regions controlled by the compliance current (CC). Under
high CC, the device formed strong filament and linear ON state was observed. The
switching current of the device are in mA region. When we gradually reduce the CC, the
device current can be reduced and nonlinear switching was observed. In a moderate CC of
100 µA, nonlinearity of 4 was observed. However, the switching behavior is very similar
to the switching of pure Pt/Al2O3/TiN device, thus we believe the TiOx may have been
broken down. At such current level, the voltage bias on the selector may be too large and
beyond the breakdown voltage of the selector. By further reduce CC, high nonlinear
switching with nonlinearity of 30 were observed when reading between 0.6V and 1.2V.
However, the On/Off ratio of this device is quite limited. Thus, from the simulation results
shown in Figure 2.23, the device may work in a 5 x5 array using a 1/2V scheme and 10 x
10 layers when using 1/3V biasing scheme, with the assumption of 10% sensing margin,
further improvement in the device performance are needed.

Figure 2.22 DC characterization of the integrated Selector/Memristor device. Three
different operation states are (a) High compliance current (b) moderate compliance
current and (c) low compliance current.
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Figure 2.23 Simulation of sensing margin with different array size based on the
device shown in Figure 2.22(c)

2.4. Summary
In this chapter, we put our efforts in improving the memristor performance and
searching for a good device candidate for the 3D integration process. Experimental results
have shown improvement in switching uniformity by using nanostructured electrodes. A
CMOS compatible low-current memristor device was developed for the integration, the
device was further integrated with a TiO2 based selector to overcome the sneak path
problem in the 3D memristor array.
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CHAPTER 3
DESIGN AND IMPLEMENTATION OF NOVEL 3D MEMRISTOR CIRCUITS

3.1. Background
3D integration of memristor circuit opens opportunities to build a high capacity,
high performance system, promising for use in the “Big Data” era. So far, the research of
3D memristor circuit is still at its infant stage. Demonstration of 3D memristor circuits are
mainly based on the layer-by-layer stacking of a few crossbar layers or based on small
scale vertical via structure. While many may think the problem is due to the lack of good
memristor/selector devices, we argue that the current design in 3D memristor circuit can
also be improved to better fit the characteristics of memristor. In this chapter, we will first
focus on the design of new 3D architecture for memristor circuit that are better customized
for the current memristor devices. Then we will show the development of fabrication
processes to solve the technological issues in building such circuit. Finally, details about
the fabrication process and results of the world’s tallest memristor circuit reported to date
is discussed.

3.2. Design of Novel 3D Memristor Integrated Circuits
The operations and switching behavior of memristor is distinct from the
conventional CMOS technology, thus it is not suitable to simply migrate the existing 3D
CMOS architecture to memristor. As we have discussed in chapter 2, the presence of sneak
path is a limiting factor for the total number of layers that can be stacked. Simulations have
shown that using nonlinear memristor device can reduce the sneak current. However, the
simulation was based on small crossbar array with negligible wire resistance. The wire
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resistance will become an issue when the array size increases. The large wire resistance
will cause voltage drop on the interconnects and thus creates three major problems with
the memristor circuit. First, the voltage drop on the wire creates a voltage gradient along
the selected word line and bit line. Additional CMOS circuits are required to intelligently
apply different voltage biases on memristors along the interconnects to compensate the
voltage drop. This is especially important if multiple states are programed into each
memristor, an inaccurate read voltage can cause precision loss and read error from the
system. Meanwhile, the voltage drop can cause degraded circuit performance such as
higher power consumption, larger RC delay and excessive heat generated. Finally, the most
critical problem of the voltage drop on the wire is the disturbance to the sneak path
problem. With the voltage drop, the biasing scheme cannot hold the designated value and
thus higher leakage current can flow through the sneak paths. On the other hand, although
using high current-voltage nonlinearity can reduce the sneak current, the inaccurate voltage
bias applied on the device will resulted in exponential errors in the current readout. In
conclusion, challenges in build memristor crossbar array grow significantly with increasing
array size. As a result, new design is needed to reduce the complexity of high
interconnected 3D memristor circuits.
At the meantime, current 3D circuit such as the V-NAND flash are suffered from a
huge compromise from the large CMOS/memristor interconnection area. An SEM crosssection image of large fan-out interconnects from Samsung’s 32 layer V-NAND flash
product is shown in Figure 3.1 [60]. The size of peripheral circuits increases along with
more stacking layers and thus significantly reduces the available footprint of active device
area on the chip. The state of art V-NAND flash with 48 stacking layers has achieved a
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merely increase in the packing density of only a few times [34, 35, 61]. An innovative
architecture that truly explore the capability of 3D stacking will be highly appreciated.

Figure 3.1 A cross-section image of the large staircase interconnects in the
Samsung’s 32 Layer V-NAND flash. [60]
From above discussion, it is suggested that a favorable layout for 3D circuit will be
incorporating short electrodes and efficient layer-to-layer interconnections. The 3D CMOL
structure by Strukov and Williams that only used local connections is an interesting
approach [48]. Figure 3.2 shows an illustration of electrodes and vias from one layer of 3D
CMOL structure. A significant advantage of this structure is to use area-distributed vias for
interconnection, thus shorter electrodes are used in the 3D layers. Although this design can
greatly reduce the wire resistance, it is not very helpful to overcome the sneak path
problem. In fact, the highly interconnected 3D network has very high demand for
memristor to resist sneak path problem and the wire resistances may become a problem
when stacking a lot of device layers because the electrodes in each layer are still quite thin.
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Figure 3.2 3D CMOL architecture using area-distributed vias[48]
In order to efficiently partitioned the complex 3D network into small sectors of
arrays with target of shorter interconnect length and small equivalent array size, we took a
two-step dimension reduction processes for the new layout design, as shown in Figure 3.3.
An original 3D cubic network proposed in some literatures connects M x N x L memristors
together [41, 62]. The advantage of this structure is the lateral electrodes can be replaced
with blank metal layers so that the fabrication process can be simplified. Sneak path
problem inside such array is severe than the 2D crossbar (e.g. M x N) because even using
appropriate biasing scheme, there are one more dimension of devices sharing electrodes
with the selected memristor. Conventional stacked 2D crossbar structure is better regarding
the sneak path problem because each crossbar layer is isolated from each other. However,
the problem with 2D crossbar is the long interconnects used to access devices in each layer,
as we have discussed above. An advantage of this structure for application is that each of
the 2D crossbar layer can be considered as a parallel operated device plane so that multiple
devices can be accessed simultaneously. The same 2D plane can also be put perpendicular
to the substrate, as shown in Figure 3.3 (b). By doing so, the 3D array is partitioned into
parallel operated columns.
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Figure 3.3 Design of Novel 3D Circuit with Highly Distributed Layout. (a) Fully
connected 3D Network (b) 3D Network with parallel integration planes (c) High
distributed 3D Network with parallel integration planes and area-distributed
interconnections.
To further reduce the wire resistance, area distributed vias were implemented, but
were intentionally restricted inside each parallel operated column, as shown in Figure 3.3
(c). Until now, the final structure of the new 3D circuit design is established. A schematic
illustration of the 3D circuit design is shown in Figure 3.4. The effective array size has
been greatly reduced by one dimension while short wire resistance was achieved because
every electrode only connects to a maximum of L memristors, where L is the number of
stacking layers. The sneak path problem inside the new 3D circuit has been greatly reduced
because of the parallel operated columns. More interestingly, the sneak path inside each
parallel operated column is further reduced by the unique stacking design. A SPICE
simulation was carried out to study the sneak path issues in the 3D design, especially on
the programing disturbances inside the 3D columns. The simulation results as shown in
Figure 3.5. In the simulation, the ON state conductance of the memristors was set at 1300
µS and the OFF-state conductance was set at 50 µS. The state of memristors were set
according to the weight distribution in a real application and wire resistance was set to 60
Ω / cell which was based on experimental measurements. The simulation mainly
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considered the SET process in the array because we found it to be the most challenging
part during programing. The target memristor to be set was in row 6 and layer 5, which
corresponds to the input at row 6 and output at row 2. The memristor was originally in OFF
state. During the simulated SET process, we used 1/3V biasing scheme and a SET voltage
of 1.5V. The actual voltages that applied on each memristor are simulated based on the
above configurations. An ideal 1/3V scheme would have a full 1.5V applied on the
memristor while all other memristors all get 1/3 of the voltage, e.g. 0.5 V. The actual
voltage applied on the memristor was highly affected by the wire resistance and the
conductance states of all memristors in the array. Three different sizes of the 3D column
are shown here, which have output of 8, 64 and 1000, respectively. From the simulation
shown in Figure 3.5, the array size has almost negligible effect on the actual voltage biases
applied on the memristors in the 3D circuit. This is a very promising property of our design
because it provides an effective solution to the problems encountered in the conventional
3D circuit and thus clears the obstacle for building a large 3D memristor array.

Figure 3.4 Schematic illustration of the 3D circuit (a) Tilted view (b) Column-plane
view showing isolated columns (c) Row-plane view showing highly distributed vias
and the staircase like stacking path
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Figure 3.5 SPICE simulation of programing potential in the 3D circuit. (a),(e),(g)
The conductance of the memristors in the 3D column with different size are set
based on real applications. The voltages that applied on each memristors are shown
in (b),(f),(h). (c)-(d) First 15 rows of (f)(h)
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The innovation in the 3D design provides the 3D circuit with much convenient
conditions for electrical operations. On the other hand, the stacking using the area
distributed vias can also be very cost effective in fabrication the 3D circuit. As we can see
from Figure 3.4, the layouts from the stacking layers are quite similar. In fact, the layout
can be carefully designed so that the only two sets of photomasks are needed to fabricate
as many 3D layers as possible. Consider the cost in design and fabrication of photomask
increased dramatically with the scaling of feature sizes, the new 3D circuit design provides
another degree of stackability from the fabrication point of view.
In conclusion, we proposed a new design for the 3D memristor circuit. The entire
3D circuit is partitioned into parallel operated columns with area distributed vias. The
sneak path problem is greatly reduced in the 3D circuit and meanwhile higher stackability
can be achieved over the conventional 3D architecture.

3.3. Process Development
To build a 3D memristor circuit, especially the 3D circuit proposed in section 3.2,
technical issues in the fabrication process needs to be solved. We focused on some of the
main issues in the 3D stacking, such as good layer to layer passivation and interconnection
processes. At the same time, we also interested in exploring the possibility to use some
new methods in the fabrication process such as nanoimprint lithography.

3.3.1. Hybrid Memristor/CMOS Circuit by Nanoimprint Lithography
In the previous sections, we have discussed the design of 3D memristor circuits,
including the advantages and challenges. While totally replacing silicon based transistors
with emerging devices might be formidable, a more realistic opportunity lies in
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nanodevices/CMOS hybrid systems, which takes advantage of the mature CMOS
infrastructure and unique functionalities of the emerging devices. Some proof-of-concept
demonstrations of the hybrid circuits have been reported previously. For example, hybrid
ReRAM/CMOS circuits for memory application with 32Gb capacity [39] and 7.2 ns
random-access time [63]. Memristors have also been integrated vertically with CMOS to
implement FPGA-like functionality [6] to build circuits for data storage and neuromorphic
computing applications [64]. However, the performances of the reported systems were not
necessarily optimized. To improve CMOS compatibility and circuit reliability, memristive
devices with lower programing voltages and better switching uniformity are needed. One
approach is to confine conductive paths to limited locations inside of the switching
materials by inserting Ru nanodots or another layer of materials [50, 65]. Another approach
is to engineer the device geometry, such as adopting a planar device geometry with bottom
electrodes embedded in the substrate. The planar geometry eliminates kinks at the device
junctions that are usually the electrical and mechanical weak parts and was reported
previously to exhibit much better switching endurance [66]. It also reduces the variation of
memristor cells and thus leads to better device performance uniformity. Furthermore, by
using the planar structure, it is also possible to use much thicker thus less resistive
electrodes. This is particularly attractive for the memristor/CMOS hybrid circuits where
reduction of the RC delay and power consumption from the interconnects is of high
priority.
In this section, we report the first demonstration on the integration of planar
crossbar

memristive

devices

with

CMOS

substrate,

implementing

CMOL

(CMOS+molecular) architecture [67]. The planar devices with much thicker electrode
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exhibited much reduced programing voltages and enhanced switching uniformity.
Furthermore, ON/OFF ratio larger than 104 was achieved for the planar devices using
thicker electrode inside the hybrid circuits. The current work opened the opportunities of
hybrid circuits that incorporate nanodevices with ultralow power CMOS circuits.
The CMOS chips used for this work were fabricated in a commercial foundry using
a high-voltage (3.3 V) 0.5 µm technology. The wafer surface was finished with tetraethyl
orthosilicate (TEOS) passivation and chemical mechanical polishing (CMP) so that the
tungsten (W) vias were exposed. Planar memristor crossbars were then fabricated on top
of the TEOS layer and made in connection with the W vias in CMOS circuitry through
contact pads in the crossbar layer. NIL [68] was chosen for the integration because of its
capability to pattern the whole coupon (>1 inch2 area) with high resolution and relatively
low cost.
To successfully integrate the planar memristor crossbars with CMOS in a
monolithic way, two major fabrication challenges should be addressed. First, due to the
dishing effect in CMP (tungsten was removed faster than TEOS), there was a 75 nm
difference between the top of tungsten vias and the TEOS surface (Figure 3.6, trace a). The
non-flat surface was not favored by the NIL and extra considerations should be taken to
enable the patterning over curved substrate. Second, deep trenches should be first etched
into the TEOS layer and then back filled with thick metal electrode. As a result, dry etch
processes with good etching profile and high selectivity to the resist mask should be
developed.
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Figure 3.6 Atomic force microscope (AFM) characterization of the CMOS chip
surface. (a) As-received CMOS chip after chemical mechanical polishing, with
concave topography over the tungsten vias area. (b) After spin-coating the transfer
layer. The topography of the transfer layer followed the contour of CMOS
substrate. (c) After spin-coating the UV resist. The liquid UV resist planarized the
surface. The uneven UV resist thickness raised challenges for NIL.
Bilayer resists were used in the fabrication process – an acetone soluble transfer
layer and a UV cross-linkable liquid imprint resist layer. It was observed that the transfer
layer generally followed the topography of the substrate (Figure 3.6, trace b), while the
liquid UV resist layer above has almost planarized the surface (Figure 3.6, trace c). As a
result, the residue UV resist layer variation after imprint would still be larger than 60 nm.
Based on the observation, for the fabrication of planar bottom electrode, quartz mold with
pattern height of 150 nm was duplicated from the master mold to overcome the residue
resist layer variation after imprint. The molds designed for the integration contained arrays
of 100 nm wide nanowires, each connected to a 10 µm by 15 µm contact pad. The contact
pads had a grid structure (200 nm half pitch) that allowed for uniform resist flow during
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imprinting and metal penetration during the metal filling process. The integration process
is schematically illustrated in Figure 3.7. Since the residual UV resist layer after UV NIL
was not uniform across the whole chip, the etching process of the residual UV layer, the
transfer layer and the TEOS was critical in this integration process. We designed a
controlled reactive ion etching (RIE) process in an STS ICP etcher. First, CF4 plasma (30
sccm CF4, 7 mTorr, 40 W ICP Power, 10 W Bias Power) was used to etch the residual UV
resist with extra overetch to overcome the residue resist layer variation, and then O2 plasma
(30 sccm O2, 7 mTorr, 40 W ICP Power, 10 W Bias Power) was used to etch away the
exposed transfer layer. Finally, CHF3/Ar based plasma etching (16 sccm CHF3, 20 sccm
Ar, 6 mTorr, 90 W ICP Power, 25 W Bias Power) was used to open the deep trenches into
the TEOS layer. The etching recipe to open deep trenches in TEOS had high etching
selectivity of TEOS to the resist (3:1) and thus we were able to etch 50 nm deep into the
substrate, enabling the use of thicker bottom electrode to reduce the series resistance.
After the etching processes, Pd bottom electrodes were deposited in an electron
beam evaporator to fill the trenches using the remaining resist stack as mask, followed by
a lift off in acetone. The thickness of the metal electrodes was precisely controlled to be
identical to the trench depth with less than 1 nm differences (Figure 3.9c). Next, a 20 nm
thick TiO2 switching layer was deposited onto the sample by sputtering (270 W RF Power,
10 sccm Ar, 20 sccm O2, room temperature). The Pd/Ti/Pd top electrodes of the memristor
arrays were patterned by a second nanoimprint lithography and followed by etching and
metallization. (Figure 3.7b). The thin Ti layer was used to create oxygen vacancies at the
Pd/TiO2 interface [69] and 10 nm Pd on top of the Ti was used to protect the Ti layer from
oxidation. Finally, because the sputtered TiO2 layer blocked the connection of the top
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electrode to the W vias, a photolithography, etching and metal filling step was used to
extend the W vias through the TiO2 switching layer to reach the top electrodes (Figure
3.7c). The top view of the contact pads, the W vias and the nanowires after each major
fabrication step are schematically illustrated in Figure 3.7d.

Figure 3.7 Schematic illustration of the integration process. (a) 1st NIL on
the CMOS substrate to make bottom electrode. (b) Sputtering the switching layer
and 2nd NIL to make top electrode. (c) Additional steps to connect the top electrode
to the paired W vias. (d) Schematic top-view of the pads and nanowires after a), b),
and c), respectively.
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Figure 3.8a shows the optical micrograph of the planar memristor crossbar arrays
fabricated on top of the CMOS substrate. The planar memristors have 100 nm wide, 50 nm
thick Pd bottom electrodes embedded in the TEOS passivation layer, 20 nm thick TiO2
switching layer and 47 nm Pd / 3 nm Ti / 10 nm thick Pd top electrodes. Figure 3.8b shows
an SEM image of a 2 by 3 planar crossbar arrays with 100 × 100 nm2 junction area inside
the hybrid circuit. The thick bottom electrodes were completely embedded in the TEOS
passivation layer and thus the fabrication crossbar memristors were planar. Figure 3.8c
shows a contact pad of the bottom electrode in a good contact with the W vias.

Figure 3.8 Optical micrograph and SEM images of the integrated planar crossbar
memristive arrays fabricated on top of the CMOS Substrates. (a) Optical image of a
complete integrated hybrid circuits on one die of CMOS substrate. SEM images of
(b) a 2 by 3 planar memristor array with 100 × 100 nm2 junction area inside the
hybrid circuit and (c) the contact pad in good contact with the tungsten vias.
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Figure 3.9 AFM images of (a) Planar memristor device with bottom electrode
embedded in the TEOS layer (between the arrows) and (b) “Ribbed” memristor
device with bottom electrode fabricated above the TEOS layer. (c) shows the crosssectional profile of the bottom electrode. The scanned area is highlighted as the
green line in (a). The height difference between the bottom electrode and the
substrate surface was less than 0.6 nm, showing good control of the metal deposition
process.
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The planar device geometry of the fabricated memristive arrays was verified by
AFM. Figure 3.9a shows the AFM images of planar memristive devices and Figure 3.9b
shows ribbed devices with bottom electrode (one wire laid horizontally in the image)
fabricated above the TEOS plane. As we can see from the AFM images, the top electrode
for the ribbed device was lifted up by the bottom electrode, while for the planar device with
much thicker metal deposited, the bottom electrode was barely visible in the image (pointed
out by two arrows)
To study the impact of device geometry on the electrical performance of the
memristive devices, test crossbar memristive device arrays of different geometries were
also fabricated on top of the CMOS substrate. The three device geometries were: ribbed
and planar memristive devices with 14 nm and planar memristive device with 77 nm thick
electrode. The thickness of the TiO2 switching layer for the test devices was 35 nm. Thin
Ti buffer layers were also used for all three device geometries to create oxygen vacancies
at the Pd/TiO2 interface. We found that Ti was needed to put on the bottom electrode for
the devices with thinner electrode to promote the adhesion to the TEOS substrate. For
planar device with thicker electrode, bottom electrode without Ti layer was found to
provide much better lift-off result, thus we put the Ti buffer layer on the top electrode.
Two-wire measurement was used to characterize the performance of different devices
(positive bias was always applied on the electrode with Ti buffer layer to form the device).
Figure 3.10 shows the switching behaviors of memristive devices with different
geometries. For device with 14 nm ribbed bottom electrode (Figure 3.10a), a 28V voltage
was needed to form the device and the switching voltage was exceeding 10 V. In Figure
3.10b, planar device with same electrode thickness (14 nm) only required 6 V to form the
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device and the switching voltage was reduced to around 4 V. Furthermore, by using much
thicker electrode (Figure 3.10c) together with the planar geometry, the forming voltage and
switching voltage were further reduced to 3 V and 2 V respectively. The comparison of
devices with three different geometries clearly showed that the use of planar geometry and
thicker electrode greatly reduced the forming and switching voltages of the crossbar
memristive devices.
In addition, the planar memristive devices demonstrated much improved switching
uniformity. Figure 3.10d shows the distribution of the forming and switching voltages of
devices with different geometries. The switching voltages of the 77 nm planar devices were
all at 2 V for the 16 tested devices, those for the ribbed devices varied significantly with a
standard deviation of 2.93 V.
The lower switching voltage and better switching uniformity provided the
memristive devices with much more flexibility for use in the hybrid circuits. For a
conventional ribbed device, the top electrodes and switching layer were lifted up by the
bottom electrode, which generated kinks at the corners of each switching junction [66].
The kinks changed the topography of the device structure, and were usually the electric
and mechanic weak parts for the device junctions and electrodes. Associated with the
intrinsic fabrication imperfections (such as line edge roughness and oxide thickness
variation in the kinks), the ribbed device would expect more variations and defects than
the planar device that would also contributed to the variation in electric field distribution
and switching layer thickness variation and hence caused the non-uniform forming and
switching processes of the ribbed devices. The planar device geometry eliminated the kinks
so that the non-uniformity was greatly reduced.
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Figure 3.10 Comparison of switching behavior of non-planar and planar devices (a)
Ribbed device (14 nm thick electrode, forming voltage (inset): 28 V) (b) Planar
device (14 nm thick electrode, forming voltage (inset): 6 V). (c) Planar Device with
thicker electrode (77 nm thick electrode, forming voltage (inset): 3 V). The planar
geometry yields much lower forming and programing voltages. (d) Comparison of
forming and switching voltages of different device geometry. The planar device
geometry and thicker electrodes have contributed to the improved uniformity of
switching behavior.
At the meantime, the kinks generated a wavy top electrode for the ribbed device
when it crossed multiple bottom electrodes (as shown in Figure 3.9b) and defects
accumulated along the top electrodes further introduced variation in the series resistance
of the ribbed electrodes. The high series resistance of the electrodes reduced the
55

effectiveness of the switching and thus higher switching voltages were required for the
ribbed devices. By using thicker electrodes, the series resistances on the wires were further
reduced and led to even lower programing voltages. Furthermore, the use of thicker
electrodes was also expected to be more defect-robust than the much thinner electrodes,
which further improved the uniformity.

Figure 3.11 Switching behavior of planar device with 50 nm thick bottom electrodes
integrated with CMOS circuit. Both low switching voltage and high ON/OFF ratio
were achieved that overcome the limitation of previous study in [6].
In the early demonstration using the same CMOS chip, the memristive devices were
suffered from much larger switching voltages and lower ON/OFF ratio inside the
memristor/CMOS hybrid circuits due to the high series resistance from the long routing
interconnects inside the circuits [6]. By integrated planar memristive devices with much
thicker electrode, both low voltage operation and high ON/OFF ratio were achieved. Figure
3.11 shows the planar device measured inside the hybrid circuits. For each memristor in
the hybrid circuit can be accessed by a specially designed circuit on the same chip that
controls the forming and switching of the devices before serving as the reconfigurable
switch in the data routing network for logic gate arrays. The programming circuit had I/O
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ports that were connected externally to the measurement setup. The lower switching
voltage and high ON/OFF ratio of the integrated memristive devices opened opportunity
for use in much flexible CMOS circuits towards applications such as memory and
neuromorphic computing.
In this study, cross and veneer patterns were used to align the bottom and top
electrodes to the CMOS substrate. Optical image of the aligned veneer pattern of bottom
electrode to CMOS substrate was shown in Figure 3.12a. The golden patterns were located
at the CMOS layer, while the silver patterns were from the bottom electrode. The veneer
arrays at the four edges were designed with 500 nm pitch differences from the different
layers. When the center pointer is aligned together, the overlay accuracy will be better than
500 nm. However, to fabricate hybrid circuits with much higher packing density using the
area interconnection, smaller contact pads and dense wire arrays are necessary. As a result,
the requirement for high accuracy alignment becomes a crucial task.

Figure 3.12 Optical image of (a) cross and veneer alignment marks with 500 nm
alignment resolution. (b) Fine alignment mark (Moiré pattern). (c) Magnified SEM
image of Moiré pattern located at the area marked as * at the top left corner of (b),
showing a 240 nm overly.
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The Moiré pattern can be employed for fine alignment. Figure 3.12b shows an
optical image of Moiré pattern on the CMOS chip after coarse alignment, showing a
misalignment between the memristor arrays and the CMOS substrate. The overlay
accuracy of this alignment was 240 nm, as verified by SEM images (Figure 3.12c).
It is worth noting that Moiré pattern has the potential for sub-20 nm overlay in fine
alignment [70]. Figure 3.13 shows a set of simulation results demonstrating how the
alignment mark moiré pattern changes with different overlay accuracy. Each Moiré pattern
has two sets of gratings, one with 85 nanowires (1 µm pitch) and the other with 84 wires
(1 µm + 12 nm pitch) so that the total widths of the two gratings are the same. The line
widths of the gratings are all 300 nm. When the two sets of gratings are superimposed with
each other with outer most nanowire aligned at two ends, due to the interference effect, the
Moiré pattern will appear. In such case, since the outer nanowires are aligned better than
the inner ones, it appears brighter in the outer part of the Moiré pattern. In the event of
misalignment, the dark/bright pattern will shift depending on the amount of misalignment.
The relative position of two sets of Moiré pattern can be used for fine alignment adjustment
. A perfect alignment is shown in Figure 3.13a, in which the center area is darer. As the
overlay increases, the darker area will start to shift, as shown in Figure 3.13b-f). From the
simulation results, it is possible to use this alignment mark to identify sub-20 nm overlay,
as shown in Figure 3.13b and Figure 3.13c. In the current case, the Moiré pattern will show
a periodic change of brightness with a period of 1 µm overlay (Figure 3.13a and f). This is
because the period of the Moiré pattern is P1×P2/|P1-P2|=84 µm, which is exactly the width
of the gratings.
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Figure 3.13 Simulation of fine alignment mark using Moiré pattern with (a) perfect
alignment, (b) 10 nm overlay (c) 20 nm overlay (d) 100 nm overlay (e) 500 nm
overlay (f) 1 µm overlay.
In this paper, we integrated the planar memristive device on top of the CMOS
substrates using nanoimprint lithography. By carefully designed the process parameters,
we were able to embedded 50 nm thick Pd bottom electrode into the TEOS passivation
layer of the CMOS substrate. The integrated planar devices showed lower forming and
switching voltages and much improved switching uniformity. The planar geometry also
enabled the use of thicker electrodes for memristive devices, which further lowered the
series resistance of the electrodes and both low programing voltage and high ON/OFF ratio
was observed. Finally, we demonstrated that the integration process is promising for
fabricating dense hybrid circuits with sub-20 nm alignment accuracy. The integration
approach using the planar devices applies to various Memristor/CMOS hybrid circuits that
can be used to implement next generation memory and unconventional computing
applications.
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3.3.2. Imprint Mold Cleaning with PDMS
Nanoimprint lithography (NIL) is a low-cost, high throughput patterning method
[68, 71, 72] with 2 nm resolution [73]. Due to these advantages, a wide spectrum of
applications such as in magnetic storage, electronic devices, photonics and biology were
reported previously for NIL [24, 74-78]. Complete releasing of the mold from cured resist
layer on the substrate is critical since any resist residue left on the mold will change the
mold topography and affect succeeding NIL. Currently, the dominant approach to provide
efficient releasing property for the imprint mold is to apply a fluorinated self-assembled
monolayer (FSAM) as a release agent on the mold surface [79-81]. However, the FSAM
is degraded during the NIL processes due to various chemical reactions and physical
interactions such as free-radical attack and mechanical interlocking [82-85]. Consequently,
mold cleaning using agents such as strong oxidants is necessary after a number of imprint
cycles before a new layer of FSAM is applied [86-88]. Nonetheless, recent studies have
shown that mold material itself (such as quartz) is vulnerable to strong oxidants with
noticeable critical dimension (CD) loss during cleaning [89, 90]. In search for a damagefree mold cleaning process, several studies on the imprint resist with self-cleaning effect
were reported previously [79, 91, 92]. Contaminations on the mold can be removed by the
succeeding NIL without any extra cleaning steps, thus it would not cause any further
damage to the mold. However, the self-cleaning effect is yet to be improved, especially
against large-sized contaminants that are difficult to be completely removed with a single
cycle. The contaminants on the mold are also at risk to damage the mold during NIL if not
cleaned immediately. Chen et al proposed a deep dry clean method, in which a polymer
adhesive layer was spin-coated onto a substrate and brought into contact against a
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contaminated mold with some pressure to stick away the contaminants from the mold
surface [93]. The yield of this method could be as high as 95%, but it was only
demonstrated for micro-scale contaminants. The quality of the mold after cleaning was not
extensively studied, either.
In

this

paper,

we

introduce

a

new

mold

cleaning

method

using

polydimethylsiloxane (PDMS). A thin layer of PDMS pre-polymer is applied on the mold
surface and peeled off after being fully cured. During this process, contaminants on the
mold surface are taken away with the cured PDMS film. This cleaning method is highly
effective against both large (>200 µm) and small (<50 nm) sized contaminants. One cycle
is enough to recover the mold from deep contamination to being ready for NIL without
damage the mold or the FSAM anti-sticking layer. Moreover, the same cleaning process
also applies to those molds without prior anti-sticking treatment, resulting in deposition of
a thin layer PDMS film on the surface that serves as an anti-sticking layer for NIL.
The principle is schematically illustrated in Figure 3.14. The base and curing agent
of PDMS prepolymer (Sylgard 184 silicone elastomer kit, Dow Corning Corp) were mixed
at 10:1 ratio and degassed in a desiccator for 1 hour to remove all the air bubbles. The
PDMS mixtures were then spin-coated onto a contaminated mold (Figure 3.14a, b). Spincoating was chosen because the high centrifugal force during the spinning facilitated the
flow of viscous liquid PDMS around the contaminants on the mold, maximizing the contact
area between the PDMS and the contaminants. A proper spinning-rate for the PDMS
prepolymers is important to achieve strong enough centrifugal force that will lead to large
enough contaminant/PDMS contact area, yet also keeps the PDMS film thicker enough to
be peeled off without cracking. Effective spinning rates >200 revolutions per minute
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(RPM) were necessary for cleaning microscale contaminants, and >600 rpm for nanoscale
dust particles embedded in nano-trenches. After spin-coating, the PDMS-covered mold
was then immediately cured on a hot plate at 150 ºC for 15 min. It was observed that as
long as the PDMS was fully cured, different curing temperatures did not have noticeable
effect on the cleaning process (we’ve tested temperatures ranging from 80 ºC to 150 ºC).
This is beneficial for molds that cannot withstand a high temperature as the PDMS can be
fully cured at a lower temperature with relatively longer curing time (e.g., 2 hours at 80ºC).
Finally, the cured PDMS thin film was peeled off from the mold, taking away the
contaminants from the mold surface (Figure 3.14c, d).

Figure 3.14 Schematic of the mold cleaning process using PDMS. (a) An imprint
mold is contaminated during the NIL process. Both micro- and nanoscale
contaminants are resided on the mold. (b) PDMS prepolymer is then spin-coated at
a moderate spin-rate (e.g. 200 rpm) on the mold, covering all the contaminants. (c)
After thermally cured the PDMS, the thin PDMS film is peeled off from mold,
taking away all the contaminants. (d) Cleaned mold preserves good releasing quality
and ready for imprint.
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One cleaning cycle was sufficient to remove both micro- and nano-scale
contaminants over the whole mold surface. Figure 3.15 shows typical optical micrographs
of a fused silica mold before and after PDMS cleaning. The mold contains several nanowire
arrays with fan-outs and 50 µm wide contact pads, and was prior treated with FSAM
(Tridecafluoro-1,1,2,2-tetrahydrooctyl trichlorosilane, from Gelest, Inc.), coated via vapor
phase deposition followed by baking on a hot plate at 120 oC for 20 min. For a wellmaintained imprint mold, the major contaminants are coming from the imprint resist and
the dust particles introduced during the transfer of mold and substrate in air. To emulate a
deep contamination scenario, we intentionally applied some free-radical based ultraviolet
(UV) curable liquid resist droplets onto the mold, and turned them into non-solventdissolvable solid clusters of various dimensions under UV exposure as ‘resist
contaminants’ (Figure 3.15a). Furthermore, the contaminated fused silica mold was placed
with the feature side facing up in a non-cleanroom environment for more than two hours
to introduce adequately amount of dust particles. With just one cleaning cycle (200 rpm,
150 oC for 15 min), all the micro-scale contaminants were removed from the mold surface
(Figure 3.15b). The cleaning effort against nano-scale contaminants was studied using an
atomic force microscope (AFM) in the 100 nm pitch nanowire arrays (height to width
aspect ratio: 2). Figure 3.16a shows an AFM image of a contaminated region where the
nanowires were connected with nanoscale fanouts before cleaning. In this particular region,
nanoscale contaminants, including those <50 nm, were distributed both in the open area
and in the narrow trenches. After one cleaning cycle (600 rpm, 150 oC for 15 min), all the
contaminants in both areas were effectively removed (Figure 3.16b). We have scanned
multiple areas over the mold and the results were consistent. Here, a higher spin-rate (600
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rpm) was used to guarantee the effective cleaning of contaminants trapped in the nanoscale trenches. The same cleaning procedure has been demonstrated over 100 times with
repeatable cleaning effort.

Figure 3.15 Optical micrographs of the mold (a) before and (b) after cleaning. UVresist droplets were cast and cured on the mold surface on purpose, serving as
contaminants. Within one cleaning cycle, all the microscale contaminants were
successfully taken away by the fully cured PDMS film.

Figure 3.16 AFM images of the mold (a) before and (b) after cleaning. Nanoparticles
resided in both open area and nano-trenches were removed by the cleaning process.
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The excellent cleaning effort against contaminants, especially for the particles
embedded in narrow trenches, was attributed to the spin-coating process of the cleaning
agent (PDMS). Although viscous, the PDMS prepolymer can reach the bottom of the
trenches and follow the contour of the contaminants due to the centrifugal force exerted
during the spinning process. As a result, the contact area between the PDMS and the
contaminants are maximized to provide strong enough adhesion between them for the
cleaning. Consequently, even if the mold has a higher surface energy than that of the
PDMS, the contaminants will be taken away because they are ‘wrapped’ by PDMS during
the spin coating process. To confirm this hypothesis, a control experiment without using
spin-coating was conducted. Mixed PDMS prepolymer was directly poured onto a
contaminated mold and fully cured. After the PDMS was peeled off from the mold, most
of the contaminations, including those resided at open area, were found remain on the mold.
The control experiments verified that spin-coating is crucial for this cleaning process.
Furthermore, higher spin-rate contributed to more effective cleaning against nanoscale
contaminant. For example, a spin-rate of 200 rpm was enough in remove micro-scale
contaminant but not those nanoscale ones, while a 600 rpm has led to total removal of sub50 nm contaminants resided in the narrow trenches.
For molds that were previously treated with FSAM, the surface remained
hydrophobic after cleaning. For example, the water contact angle of an FSAM treated mold
was 105.4o (Figure 3.17a), while that for a PDMS cleaned mold was 103.4o (Figure 3.17b),
indicating that the mold releasing property was still good for NIL. On the other hand, the
same cleaning procedure was applicable to various mold materials such as fused silica,
silicon and silicon oxide on silicon with or without prior FSAM treatments. Good mold
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cleaning effort was demonstrated on different mold conditions except for molds with
highly hydrophilic surface (such as fresh quartz mold cleaned with piranha and diluted HF
with water contact angles < 10o). In addition to removing the surface contaminants, the
cleaning process turned the surface from hydrophilic to hydrophobic (Figure 3.17c, d),
indicating that the same process may also be used as anti-sticking treatment for a fresh
mold.

Figure 3.17 Water contact angle measurements of imprint mold pre-treated with
fluorinated self-assembled monolayer (a) before cleaning, 105.4º (b) after cleaning
103.4º. The cleaned mold also preserves good releasing property for the succeeding
NIL. For imprint mold without pre-applied FSAM, the surface is changed from
hydrophilic to hydrophobic. (c) before cleaning, 5.8º (d) after cleaning, 107.3º,
suggesting the possibility of using this cleaning method as an alternative approach
for anti-sticking treatment.
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Figure 3.18 XPS spectra of (a) mold cleaned with PDMS (b) pure PDMS film (c)
pure SiO2 substrate. The cleaned mold shows a clear carbon peak that is identical to
the pure PDMS film, confirming the deposition of PDMS on the mold.
The anti-sticking effect after mold cleaning was resulted from the deposition of a
thin PDMS layer on the surface. X-ray photoelectron spectroscopy (XPS) study revealed
that a PDMS cleaned fresh SiO2 sample exhibited spectra that were almost identical to
those from a thin PDMS film (Figure 3.18a, b). While on the XPS spectra for a fresh SiO2
wafer surface, the carbon peak was missing (Figure 3.18c). These results indicated that a
very thin layer of PDMS was coated on the mold surface during the cleaning process. For
the mold with pre-applied FSAM, the PDMS coating was also identified on the mold
surface after cleaning. Furthermore, we used XPS to measure the atomic concentration of
FSAM treated mold before and after cleaning. Figure 3.19 shows that the fluorine
concentration of the mold surface remained at the same level after three consecutive
cleaning cycles, indicating the cleaning method did not attack the FSAM. To further
examine the durability of the cleaned mold, we took two fresh FSAM-treated molds and
cleaned one of them with PDMS. Two molds were used in parallel for 100 consecutive
NILs to study the durability of the mold with and without cleaning. The imprint quality
after each 10 imprint cycles was evaluated by scanning electron microscope (SEM) on the
imprint area and the quality of the mold was examined by measuring the water contact
angles. Figure 3.20(a) plots the water contact angles of the two molds measured after each
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10 imprint cycles. Both molds have shown a gradual decrease of the water contact angles
(to below 70º after 100 imprint cycles), indicating the degradation of the anti-sticking layer
during NILs. This observation is consistent with previous study by Garidel et al who
reported the fluorine loss on the surface of NIL molds with imprint cycles progressed [94].
The mold with PDMS cleaning has shown less decrease of contact angle, demonstrating
slightly better durability. Although the FSAM layer was degraded, the imprint quality using
both molds was still good. This is likely due to the fact that surfactant was added into the
UV resist. Figure 3.20(b) shows SEM images of the specific areas monitored during the
100 imprint cycles. The 100 nm pitch grating lines were of high quality with no noticeable
defects after 100 cycles.

Figure 3.19 Atomic concentration of mold surface, for: (a) original imprint mold (b)
mold after 3 cleaning cycles. The fluorine concentration remained at same level
after 3 cleaning cycles, indicating the cleaning method does not attack the FSAM
The thickness of this PDMS layer varied for molds with different surface properties.
Our ellipsometry characterization confirmed that a 1~2 nm thick PDMS was uniformly
coated on top of the FSAM for a mold with pre-applied FSAM. This thin layer does not
affect the critical dimension (CD) for most applications. On the other hand, the PDMS
layer left on a highly hydrophilic surface could be up to 10 nm, not suitable for ultrahigh
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resolution NIL. The undesirable PDMS layer can be etched away by dipping the sample
into a mixed solution of N-methyl pyrrolidinone (NMP) and tetra-butylammonium fluoride
(TBAF) at 3:1 ratio that can dissolve the PDMS. The resulted surface smoothness and
contact angle are similar to a fresh quartz mold.

Figure 3.20 (a) Water contact angle measurements during 100 imprint cycles (each
after10 imprint cycles), for molds cleaned with PDMS (blue) and without cleaning
(red). The contact angle of the mold cleaned with PDMS decreased slightly slower
than the mold without cleaning, demonstrating an enhancement of durability of
mold for succeeding imprints. (b) SEM images for both molds at pattern area after
each 20 imprint cycles. The imprint quality of both molds was still at good condition
even after 100 imprint cycles.
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Finally, the surface of the mold remains ultra-smooth after cleaning. The root mean
square (RMS) roughness of the original clean mold and that after 1 cycle of PDMS cleaning
was 0.204 and 0.207 nm, respectively, as measured by AFM. The almost identical RMS
values suggest that the cleaning method did not introduce any extra surface roughness.
In conclusion, we demonstrated a new cleaning scheme for imprint molds by curing
and peeling off a thin layer of PDMS on the mold surface. The cleaning was highly
effective against both micro- and nano-scale contaminants, and has been demonstrated on
both FSAM treated and un-treated surfaces with different resist contaminations. A uniform
thin PDMS layer was coated on the mold surface after cleaning, serving as an anti-sticking
and protection layer for the molds. The combination of strong cleaning effect and antisticking treatment great reduced the turnover time thus opens new opportunities for high
throughput NIL.

3.3.3. Process Optimization for 3D Integration
The fabrication of 3D circuits can be a quite challenging task. The main differences
between the fabrication of single memristor to the 3D integration is to handle layer-to-layer
passivation, planarization and interconnection. Standard foundry process can take
advantage of chemical mechanical polish (CMP) process to provide flat surface to build
upper stacking layers. However, without the CMP, this can be a quite difficult task.
First, a good passivation and planarization material/method is needed. Common
deposition methods such as chemical vapor deposition (CVD), evaporation, sputtering and
atomic layer deposition (ALD) deposit dielectric films with conformal profile covering the
surface of substrate and cannot achieve planarization of the surface. This can be a problem
when stacking multiple device layers. On the other hand, groups of spin-on-glass such as
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Hydrogen silsesquioxane (HSQ) provides good passivation and planarization to the
substrate but in general require high temperature curing process which is not compatible
with CMOS and most of the memristors. We developed a UV-curable resist that can be
ideal for the planarization and passivation purpose. The resist is spin-coated on the
substrate and cured under UV-exposure. Figure 3.21 (a) shows the resist profile covers a
patterned substrate. The resist achieved very high level of planarization to the substrate. At
the same time, the cured resist film can also be a very good passivation material with
minimum leakage and very high breakdown voltages, as shown in Figure 3.21 (b). The
most significant advantage of the UV resist is its room temperature curing process. Based
on our experiences, the memristor devices are very sensitive to high temperatures as it can
induce significant amount of ion diffusions into the switching layer and causing short
circuit of the memristor. Using UV resist instead of heat can eliminate the problem so that
many layers of memristors can be built. With good passivation and planarization,
memristors in the upper layer can be faithfully fabricated on the flat surface. To make the
interconnection between each layer, vias are patterned and etched by reactive ion etch
(RIE) process to expose the metal contact in the lower layer. Lift-off process is usually
used after the metallization process to strip away the photo resist. This process is different
from the CMP based process. In the 3D circuit fabrication process, we avoided the use of
sputtering for metallization because the sputtering deposition is more isotropic and can
landed on the sidewall of photoresists. Some metal spikes may be left on the pattern after
the lift-off process and can cause short circuit in between different layers. For the same
reason, thinner metal layer is preferred to avoid those spikes. The limitation in the metal
thickness and evaporation process makes it difficult to fill in deep vias. To solve this
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problem, we further engineered the vias to have a tapered sidewall, as shown in Figure
3.22. The tapered sidewall is achieved by tuning the passivation and planarization process
with the UV resist and optimize the etch recipes. With the tapered sidewall, good electrical
contact is achieved for layer-layer interconnection with much less requirement for metal
thickness.

Figure 3.21 UV-Curable Resist as Novel Passivation and Planarization Material (a)
False color SEM image of the test sample showing excellent planarization capability.
(b) IV measurement of the 100 nm UV resist film showing good layer to layer
isolation.

Figure 3.22 Designing layer-to-layer interconnection for lift-off based pattering
process (a) Schematic of the vias with tapered sidewalls in the 3D circuit. The
tapered sidewall enabled the use of thin metal for layer-to-layer interconnections.
(b) SEM image of the vias with tapered sidewall.
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3.4. Fabrication of 8-Layer Memristor Circuits and Integration with CMOS
In the next step, we put our efforts in implementation of such system. A foundrybuilt CMOS chip is used for this purpose. The circuit layout and optical images of the chip
is shown in Figure 3.23. The size of the chip is 5 mm x 5 mm with a die area of 2.5 mm
x2.5 mm. On each die, there are 24 x 36 blocks of vias separated into two groups. The chip
is made twice as large as the die to ease the fabrication challenges for processing small
sample.

Figure 3.23 Foundry-built CMOS chip for fabrication of Memristor/CMOS hybrid
circuit. (a) Circuit layout. (b) Optical micrograph of the die.
Photolithography was used to pattern the memristor array. The small dimension of
the chip makes it extremely hard for the processing. Some problems were identified and
solved, including non-uniform spin-coating, edge beard of the photoresist layer and nonuniform ALD process. The fabrication process was carefully designed and carried out.
Figure 3.24 shows the schematic of the integration process. The fabrication process can be
divided into two parts. The intra-layer processing step is similar as a standard memristor
fabrication process, while the inter-layer processing composes of layer-to-layer passivation
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and planarization and the patterning and etching of vias for interlayer connection. The
schematic only shows the fabrication process for the first three device layers but can be
repeated towards more stacking layers. With specially designed layout, the photomask used
in the first layer can also be used in the third layer and all the other odd layers. Same case
applied to the even layers so that only two sets of the photomask are needed regardless of
the number of stacking layers. This can greatly reduce the fabrication cost as the photomask
can be very expensive for current technology nodes.

Figure 3.24 Schematic of the integration process.
The optical micrograph of the integrated hybrid circuit is shown in Figure 3.25.
Based on the performance of the memristor (e.g. nonlinearity, switching voltages), 2 layers
of memristor layers were integrated. Two types of 3D crossbar arrays that were integrated
in this chip. The first one was stacked single crossbar devices. Each CMOS control gate
only connected to one memristor in each crossbar layer. The second one shows a more
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complicated stacked 4x4 crossbar arrays where each CMOS control gate can access four
memristors in each crossbar layer and thus greatly increases the integration density.

Figure 3.25 Optical micrograph of the integration 3D memristor/CMOS hybrid
circuit. (a) The entire memristor array. (b) Magnified image of stacked memristor
array with single crossbar devices in each layer. (c)Magnified image stacked
memristor array with localized 4x4 crossbar in each layer.
After the fabrication, the chip was wire-bonded to a chip carrier and tested with a
home-made testing board. We measured memristors in different layers and switching
performance were highly consistent (as shown in Figure 3.26).

Figure 3.26 Preliminary measurement results from the chip showing the IV plot of
device in (a) first layer and (b) second layer.
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The key advantage of our method is its capability to build a 3D hybrid circuit with
much more stacking layers. A demonstration with a monolithic integration of eight
memristor crossbar layers with the CMOS chip was achieved. In this integration, only two
sets of photomasks are used for the building the eight layers crossbar arrays. The details of
the hybrid circuit are shown in the tilted and cross-sectional SEM images in Figure 3.27.
With the use of stacked 4x4 crossbar, the total number of memristors in this 3D circuit is
almost 32 times larger than the number of CMOS cells. This demonstration provides a clear
evidence of high stack-ability of our method.

Figure 3.27 Tilted SEM image of the hybrid circuit with 8 memristor crossbar
layers. (a) Labeled image showing the details of the hybrid circuit. (b) Crosssectional information of the hybrid circuit.
Aside from the above demonstration, another version of the 3D circuits was design
and fabricated. The new design used the same stacking method but was targeted to build a
memristor only 3D circuit with off the chip peripheral circuits. The integrated peripheral
CMOS circuit is very useful in accessing the large array but can also introduce a lot of
limitation in the operation of 3D circuit. Using off the chip measurement system in this
case can provide more flexible conditions. Another objective of the 2nd version of
integration was to build a demo chip with nanoscale features. The 3D memristor circuit
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with 300 nm linewidth is shown in Figure 3.28. The higher aspect ratio of the nanometer
patterns demonstrates the scaling capability of the 3D circuits and provides a better
presentation for the cross-sectional profile of 3D circuit. At the same time, the memristor
only 3D circuit for measurement based on micrometer pattern is shown in the lower part
of Figure 3.28.

Figure 3.28 SEM and optical images of 3D memristor circuit with highly parallel
design. The nano-scale 3D circuit demonstrate the scalability of the 3D circuit and
provide better insights into the cross-section profiles. The micro-scale 3D circuit
provide minimum wire resistance and better performance for applications.
Finally, the performance of the 3D circuits was probed by some preliminary
measurements on the test devices before using in the applications. The test memristors were
integrated in the same manner except the array size was limited to 1 x 8 to eliminate the
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sneak path problem during two-probe measurement. In this case, only one memristors was
accessed in each 3D layers. The IV characteristics of all 8 memristors were shown in

Figure 3.29 The DC characterizations of memristors from each of the 8 3D layers.
3.5. Summary
A novel 3D memristor/CMOS architecture based on area-distributed interfaces are
proposed and demonstrated. The new architecture provides significant advantages over the
conventional 3D hybrid circuit in term of high packing density, less sneak path problem
and lower wire resistance in the crossbar array.
To build a working 3D circuit, process development is also important. We
showcased some of integration results with step-by-step improvements. The challenges in
the 3D integration process such as planarization, interconnection and other issues such as
mold cleaning was addressed. Based on the developed fabrication processes, world’s tallest
3D memristor circuits were demonstrated.
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CHAPTER 4
APPLICATIONS OF 3D MEMRISTOR CIRCUITS

4.1. Background
Over the years, memristor has been proposed and demonstrated for a rich group of
applications. Most of them are readily applied to 3D memristor circuits. In this chapter, we
will first introduce an overview of applications for the 3D memristor circuits, including
their promises and challenges. In general, stacking devices into three-dimensional space
greatly expands the system’s capacity. For example, the commercial flash products based
on 3D V-NAND structure achieved higher density compared with its 2D counterparts, even
though it is based on larger cell sizes [33, 34, 61, 95-97]. Naturally, a microchip’s
performance can be more or less determined number of the devices on it, no matter it is a
microprocessor or storage device. However, relentlessly scale the chip dimensions is not
efficient because of the delays and energy consumptions accumulated through the longdistance communications. Thus, achieving higher integration density is more important.
3D stacking provides a feasible solution to further increase the packing density as the
lateral scaling of cell size approaching its limit.
Among all the applications, using 3D memristor circuit for memory and data
storage is still the most popular one, partly owing to the huge success in 3D V-NAND flash
business [33, 34, 97]. Memristor has long been considered as the next generation memory
and data storage devices because of its high scalability (4F2), good endurance (>1012) and
excellent data retention (>10 years) [14, 15]. Memristors that can be used for this purpose
are also called resistive random access memory (RRAM) device. As the lateral scaling of
device geometry becomes more and more challenging, three-dimensional stacking of
79

multiple device layers is becoming necessary to increase the integration density. Pioneer
work in 3D RRAM circuits have been reported in the past few years but has been limited
to small sizes or much less stacking layers [19, 37, 38, 40]. One of the main challenges for
any large-scale memristor circuits is to deal with the sneak path problem. The sneak path
problem has been discussed in detail in section 2.3.2. A general method is to integrate a
selector device to the memristor and form a 1-selector-1-memristor (1S1R/1S1M)
structure. The most reliable selector device that being used to date is foundry-built
transistors and the memristor cell integrated with an access transistor is called 1T1R
structure. The sophisticated foundry-process usually provides highly uniform electrical
performance as well as negligible leakage current. As a result, the sneak current from the
unselected cells are greatly suppressed. At the meantime, current flows through the selected
memristor can be precisely controlled through the appropriate gate bias so that the access
transistor can also serve as the current compliance device for memristor. However, such
1T1R structure is not very suitable for 3D memristor circuit unless there is a method to
fabricate such transistor away from the silicon substrate with reliable performance. Thus,
most of the reports on the 3D memristor circuit so far relies on the 2nd type of selector
which usually is another 2-terminal device with very high current-voltage nonlinearity [46,
47, 98]. To use this type of selector device with memristor, different voltage biases are
applied to each input and output nodes in the array. The successful operation of such 1S1R
circuits relies on a good selector device and the appropriate biasing scheme. In
experimental implementations, the variation in the selector performance usually causes
degradation the overall performance of the circuit. Meanwhile, large wire resistance in the
large array will be another issue because the voltage drop on the interconnects will affect
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the accuracy of voltage bias applied on each memristors and thus usually resulted in higher
sneak current. On the other hand, another technical issue with this type of selector is that
they usually prepared by sputtering process, this makes them not applicable to the deep via
type 3D structure that commonly used in V-NAND systems. Combining all the issues, the
current 3D RRAM demonstrations were still at the infant stage.
Aside from the use in memory and storage, the memristor is also often mentioned
to be used in analog/neuromorphic computing applications. This is a group of very
promising applications for memristor. The advantage of using memristor for these
applications is that memristor can process and storage at the same time, thus eliminating
the frequent communications between the processer and memory – the so called von
Neumann bottleneck. At the same time, the memristor array can naturally perform the
vector matrix multiplication (VMM) or weighted sum operation inside the array, a typical
operation inside the neural network and signal processing applications. Finally, recent
discoveries show that the biological behavior of synapse and neuron can also be effectively
emulated by memristor [32, 99]. As a result, it is projected that memristor based systems
will become an important part of future data-intensive computing systems. The use of 3D
memristor circuit is still rarely report with only a few early demonstrations [40-43].
Beside the two main applications of 3D memristor circuit for storage and
computing. Memristor has also been reported for reconfigurable and RF switches [24, 28],
hardware securities [100] and more. Although these applications can be readily applied to
3D memristor circuit, one need to consider the economic factors and determine if 3D
architecture is important for a particular application. On the other hand, we think a very
important utilization of 3D memristor circuit is to combine the function with other
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emerging technology to form a heterogeneous 3D circuit. For example, recently, Shulaker
et al have demonstrated a 3D circuit based on several different types of nanoelectronic
devices, including RRAM as storage unit[101]. Such type of hybrid circuit has been
extensively used in image sensors [102] to provide unprecedented high bandwidth
compared with 2D systems.

4.2. Weight Programing for 3D Memristor Circuit
As we discussed in the previous section, the two important applications for 3D
memristor circuit are for data storage and computing. In most of computing applications,
the data storage capability is also required to reliably load the weight maps or operands
before the computing. In this section, we focused on setup the measurement systems and
development of write/read algorithms for precise programing of the 3D Memristor circuit.

4.2.1. Measurement System Setup
A home-built measurement system was first setup for accessing the 3D circuit. The
system can simultaneously access 128 input ports and 64 out ports. Each input and output
ports can be individually configured for voltage driving, floating or ground. To read out
the conductance states of the memristor or perform computing applications, the output
ports can be configured to sensing mode through a transimpedance amplifier (TIA). The
driving circuit in the current system can provide voltage bias in the range of (-10V ~ +10V)
with shortest pulse around 3µs. The configuration of the measurement system and results
readout are performed by a microcontroller and communicated with the Matlab program
on a control computer. To apply current-compliance during programing, a switching matrix
was inserted into the measurement system and controlled by another microcontroller. The
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switching matrix can switch between direct connection, float and serial connection with a
5K resistor. The two microcontrollers are synchronized by the host Matlab program.

Figure 4.1 Control User Interface for Programing the 3D Circuit
A graphic user interface (GUI) is created to program and read the status of the 3D
array, as shown in Figure 4.1. We access the 3D column one at a time during program. The
system is capable of applying single pulse to one or multiple input/output ports for tuning
the conductance of selected memristors. The conductance state of each memristor inside
the array is readout by an automatic program inside the microcontroller. During the read
process, all the outputs are set to sensing mode and a small read voltage is applied
sequentially to each input row. During one cycle, only one input port was biased while all
the rest of the inputs were grounded. 16 output were read simultaneously but only 8 of
them have established connection to the biased input through the memristors in the 3D
circuit. The conductance of these 8 memristors were then determined by the input bias and
the output current. After the read process, a 2D conductance map of each memristor inside
the 3D column is created. An automatic tuning program was also created to automatically
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form and tune the device conductance to a specific value. Overall, the program has
achieved very satisfying capability for programing the 3D circuit.
In our measurement system, the major bottleneck in the processing speed is found
to be the communication delay through the serial port in between the microcontroller and
the host computer, especially on the data transfer of readout values in float precisions (16bit). This delay is acceptable during the manual weight programing stage but are very less
efficient during the computing stage for very large data set (e.g. MNIST test data set with
10000 images). A batch read program is created to run inside the microcontroller to
accelerate the overall program speed.

Figure 4.2 A foundry built CMOS prototype chip with area-distributed vias that is
promising to build a 3D Hybrid Memristor/CMOS circuits with integrated I/O
functionalities [57]
Each isolated column of our 3D circuit can be programed separately without
interferences. In ideal case, programing each column can be in parallel but that would
require a significant amount of input/output ports from the measurement system. A hybrid
CMOS/Memristor chip with integrated I/O peripheral circuits can be designed to
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implement such functions and fully propel the programing speed. A prototype chip was
developed by our collaborator, as shown in Figure 4.2 [57]. The chip design incorporated
area-distributed vias that had the potential to build the new 3D memristor circuit. The chip
is designed for memory applications and can perform parallel access to eight devices in the
system. Future work can be done to expand the system’s capability to perform massive
parallel computing applications.

4.2.2. Weight Programing Optimization
The capability of the 3D circuit is determined by the programing accuracies of the
memristors. The memristor we used in the integration is a Pt/HfO2/Ta memristor. The
analog tuning of the device conductance was found to be very reliable and the device yield
was also very good in the 3D circuit, as shown in Figure 4.3. The main challenge in the
precise weight programing is related to overcome the remaining sneak path problem.
Although the sneak path problem has been greatly reduced by using our design, the array
size was still similar to an 8 x 8 crossbar array for an 8-layer 3D circuit so that high
nonlinear device is required for memory applications, especially under the worst-case
scenario. However, such high nonlinearity can be very risky in implementing computing
applications because the variations and noises can be exponentially magnified. On the other
hand, in some computing applications, the weight map can be sparsely distributed in the
3D circuit, the requirement for current-nonlinearity can be greatly reduced. At the same
time, during the read or computing process, the outputs are all parallel grounded so the
sneak current from adjacent memristors will be greatly cancelled out from each other.
Finally, to overcome the variations/noises from the current passive network, a binary
weight representation with large ON/OFF ratio is preferred. With enough noise margin, the
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summed current output can be faithfully and conveniently “digitalized” or “quantized”
such as through the A/D conversion. Based on extensive exploration, we think the best
scenario at the moment is to implement applications with binary input value and ternary
weights in a sparse array with low current-voltage nonlinearity memristors.

Figure 4.3 Analog weight tuning of memristor inside the 3D circuit
To program the 3D memristor circuit, we used the 1/3V biasing scheme to reduce
the sneak path problem during program, the 1/3V biasing scheme has been previously
explained in Figure 2.19. Essentially, the input and output ports to the selected memristors
are biased at Vset and GND. The input and output port to all unselected memristors are
biased at 1/3Vset and 2/3Vset. As a result, when the wire resistance is considerably small,
the bias applied at the selected memristors will be Vset and those applied on the unselected
memristors will be around 1/3Vset. To successful applied such biasing scheme, it is required
to have enough bias on the selected memristors for forming or switching but have the bias
on the unselected cells lower enough to avoid accidentally set or reset the device. At the
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device level, the requirement translates to the fact that the forming voltages should be no
larger than 3 times of the set and reset voltages. Fortunately, we observed that the forming
voltages can be effectively reduced by thinning the switching layers.
From our experiences, the 1/3V biasing scheme work very well in most of the cases.
There is only one scenario where programing failure can happen. When there is an
unselected memristor on the input path that is in its low resistance state while the selected
memristor is in its high resistance state, the combined resistance will be dominated by the
low resistance memristor on the sneak path. This makes it impossible to apply a current
compliance to the selected memristor because most of the voltage bias will be dropped on
the current compliance device (e.g. resistors, selectors). To solve this problem, we found
it is very helpful to reset all the memristors in the same input row first and then perform
the set process in parallel for all the memristors that needs to be set. In that case, current
compliance can still be applied to achieve better uniformity of ON state conductance of the
memristors.

4.3. Parallel Kernel Operation Inside the 3D Memristor Circuit
With the optimized algorithms to program the 3D circuit, it opens opportunity to
load pre-defined patterns or weight map into the 3D circuit. In this section, we will
demonstrate some of very interesting applications using the 3D circuit. First, we will
demonstrate the weighted sum operation using the 3D circuit. Then we show our 3D circuit
can be used to perform highly parallel weighted sum/kernel processing, a key performance
bottleneck in some of the high-throughput signal processing and deep learning
applications. Finally, kernels operation for convolutional neural network and edge
detection function in video processing are demonstrated using the 3D circuit.
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4.3.1. Weighted Sum Operation
We start with a conventional 2D crossbar, as shown in Figure 4.4. The array has
been programed with conductance matrix G. The output columns are grounded where the
row inputs are fed with input voltage vector. Based on Ohm’s law, the current flow through
each memristor will be the product of input voltage and the conductance of memristor.

Figure 4.4 Vector Matrix Multiplication in 2D Crossbar Array
At the same time, the current flow through each memristor will be accumulated at each
column, guided by the Kirchhoff’s current law (KCL). Such process is called weighted
sum or vector matrix multiplication (VMM) of the inputs. The weighted sum or VMM
operations are heavily used in applications such as image processing and neural network.
An example is given in Figure 4.5. An input image is passed through a filter which consist
of a 3x3 array. The example is a horizontal Prewitt filter that can highlight the horizontal
edges of the objects in the image. Because the image size is usually much larger than the
filter size, the image is divided into a train of 3x3 pixels matrix and feed sequentially
through the filter. The matrix can also overlap with each other, defined by the stride
coefficient. The filtering process is a convolutional operation of the 3x3 input matrix and
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the 3x3 filter. The operation can be called as a kernel operation and different filters are
called kernels. The convolutional operation can be conveniently carried out by taking the
summed value of the multiplication results of each input pixel with its corresponding kernel
pixel. For example, the two operands for the first multiplication is 220 and -1. As we can
see, such convolutional kernel operation is a weighted sum process and thus can be
implemented using the memristor circuit. For conventional 2D crossbar, the input is a onedimensional vector so that the 2D input matrix and kernel matrix need to be rearranged to
a 1 x 9 vector.

Figure 4.5 Example of VMM operation for image filtering
The same operation can also be implemented in the 3D circuit in a much convenient
way. There are three major benefits for performing this kernel operation in our 3D array.
First, one of the great feature of 3D memristor circuit is its open to 2D input, such as images
without the need for rearrangement. For example, the 3 x 3 input matrix can be applied
onto three columns of the 3D circuit directly. More interestingly, because each column can
be operated in parallel, it opens opportunities to not only receiving a 2D 3x3 input matrix,
but can be implemented to take the entire input image directly from its vertical input paths
and perform parallel kernel operation. For example, one can take the sensory signal directly
from the photodetector array built right on top of the 3D memristor circuit. Finally, a further
improvement in the parallel operation is achieved inside each column. An equivalent circuit
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diagram of the 3D memristor circuit is shown in Figure 4.6. The pillar-like top electrodes
of the 3D memristor circuit are taken as the vertical input paths that receiving the 2D input
image. At the same time, each output bottom electrode connects to eight top electrodes
through the memristors at the cross-points and carries out the weighted sum operation. An
intrinsic feature of this array is that the output shifts along with the input pxiels. This shift
operation here is equivalent to the shift operation in the filtering process when the stride is
equal one. For stride value large than one, it can also be conveniently implemented by
simply skip the same number of outputs. As a result, the 3D circuit can perform highly
parallel kernel operation with unprecedented throughput.
An experimental demonstration of weighted sum operation using the 3D circuit is
shown in Figure 4.7. Here we used binary weights and binary input to maximize the noise
margin. For the particular output, the eight memristors on the same output row were
programed to either high resistance state or low resistance state, which reads “10010100”
in this case. The binary input will be either 0.2V or 0V. Because of the high ON/OFF ratio,
the ON device can provide much larger current than the OFF state devices so that the output
can be “quantized” by the number of ON memristors that are fed with 0.2V input bias. To
evaluate the performance of weighted sum operation carried in the 3D circuit, we feed the
input with a train of vectors that implements an 8-bit truth table. The “1” in the truth table
is the read voltage at 0.2V while the “0” in the truth table is 0V. The output is a vector with
analog current levels obtained from the weighted sum computing. Because there are only
three ON-state memristors, thus the maximum value of the output is “3”. In real case, the
ON and OFF state memristor all have finite resistance/conductance and consequently some
noises were introduced to the output. The high ON/OFF minimizes the influence of the
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OFF-state memristors and other factors such as noise and remaining sneak path problem
but we can still see a clear variation of real output at each desired output levels. Figure 4.7
shows the experimental output from the 3D circuit. The output current is plot together with
the ideal binary weighted sum output. Although some variations appeared in the output
values, the noise margin in between different states were clearly visible. Such variations
and noises are expected to be corrected by additional quantization of A/D conversions.

Figure 4.6 Equivalent circuit diagram of the 3D memristor circuits

Figure 4.7 Vector Matrix Multiplication (VMM) operation in 3D circuit
The above example demonstrates good capability of the 3D circuit to perform the
parallel kernel operation in binary format. In the next section, we showcase some of
interesting applications using the 3D memristor circuit.
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4.3.2. Convolutional Kernel for Convolutional Neural Network
In the last few years, deep neural networks (DNN) have drawn much more attention
due to its superior performance in a lot of applications such as image and speech
processing. The recent victory of Alpha GO is also based on extensive training using the
deep learning method. As an integral part of the DNN, the convolutional neural network
(CNN) has been particularly successful in analyzing the imagery contents.
The idea behind the deep learning is to use self-trained model/filters to extract
useful information from the raw data input, thus eliminating delicate design process for
feature extraction. As a result, the designer of the neural network does not require special
understanding of the input features and the trained model/filters can be more effective to
extract useful information. The trained convolutional model can usually compose of many
layers of convolutional layer. Each layer composed of several convolutional kernels that
maps the input features into different feature spaces. It is commonly considered that the
more layers involved, the higher abstraction of the input raw data will be and potential
makes the classification task more effective in the followed fully-connected perceptron
layers. Recent trend in image recognition algorithms tended to use more convolutional
layers (e.g. 152 convolutional layers) to form a deeper network. Based on this trend, it is
easy to project that the convolutional kernel operations are the main computation burden
involved in the convolutional neural network. Using the 3D circuit to perform efficient
convolutional kernel operation will be highly demanded.
To demonstrate the capability of 3D circuit for such purpose, a convolutional neural
network (CNN) based on a five-layer setup with one convolutional layer is software/offline
trained in Matlab. The CNN is designed to perform handwritten digit recognition based on
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MNIST database. Figure 4.8 shows the structure of the CNN. Four 3x3 convolutional
kernels were used in the convolutional layer. The training set of MNIST database contains
60000 input images, each with a size of 28 x 28. After fine-tuning the parameters of the
convolutional neural network, we achieved a software recognition accuracy of 98.11%.

Figure 4.8 The convolutional neural network used in the demonstration of parallel
kernel operations
In the 3D circuit, the weight is represented as the conductance state of the memristor
so that one limitation is its difficulty in representing negative values. Common approach is
to use two memristors to represent one signed weight. The subtraction results of the two
memristors can produce the positive and negative results. In real implementations, two
memristors can be either fed with same input and perform subtraction operation at two
output ports or can be fed with positive and negative inputs and perform subtraction right
inside the same output path. In our implementation, two memristors were programed into
the same output path and fed with a pair of positive and negative input. For positive weight
“+1”, the first memristor in the duo was set to ON and the second one was set to OFF. For
negative weight “-1”, the second memristor was set to ON and the first one was set to OFF.
For zero weight “0”, both memristors were set to OFF states.
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Figure 4.9 Weight mapping in 3D Memristor Circuit
Identical kernels were repeatedly programed into the 3D circuit to perform parallel
kernel operations. A matlab program was used to automatically generate the map to load
the kernels into the 3D circuit, as shown in Figure 4.10. For each output, three columns
were operated together to accommodate the 3x3 input matrix. The most interesting
properties of the 3D circuit is its capability for high parallel operations. In conventional 2D
crossbar, parallel processing of different filters is possible through the different column
outputs. However, this parallel processing capability is limited to process the same inputs.
Parallel processing of different inputs using 2D crossbar is challenging. One solution is to
program the kernels along the diagonal direction of the crossbar so that it can receive
different inputs. However, the memristors at unused area still have finite resistances. When
the input to these memristors are nonzero elements, they will start to affect the output
values in the same columns so that it is not suitable to use 2D crossbar for parallel
processing of different inputs. For the 3D circuit, because each output row only connects
to 8 memristors, the interference has been greatly reduced and thus the parallel processing
of inputs is available. In real applications, the parallel processing of inputs is much more
important than the parallel processing of kernels because the number of inputs can be
orders of magnitude larger than the number of kernels. For our 3D circuit both parallel
processing of kernels and inputs are possible through good arrangement using the
automatic program.
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Figure 4.10 Program generated weight map inside each column of 3D circuit for
highly parallel kernel operations
With the optimized programing algorithms, the parallel kernels are successfully
programed into three columns of the array. The weight maps of the three columns of the
3D circuit are shown in Figure 4.11. In this demonstration, total 15 pixels of inputs were
fed into the array in parallel and produced 3 groups of kernels, each has a kernel count of
4. In order to achieve even higher degree of parallel processing, measurement system or
integrated peripheral circuits that can control more input/output ports are needed.
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Figure 4.11 The conductance maps of the three columns programed to perform
parallel kernel operations
The inference process is then carried out by feeding the 3D circuit with the input
images from the MNIST test set. The outputs of the 3D circuit are normalized and passed
to the next layer in the CNN. The post-convolution operations were simulated by software.
Comparison of the hardware processed kernel and the software process kernel are shown
in Figure 4.12. A little bit noise is shown from the raw hardware output. The noise is the
result of variations in the weight of parallel processed kernels. However, such noise can be
eliminated by the quantization process usually achieved by the A/D process. At the same
time, the hardware processed kernels, with or without the quantization process, have
achieved comparable recognition accuracy, as shown in Figure 4.13.
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Figure 4.12 Comparison of outputs between software and hardware processed
kernels

Figure 4.13 Comparison of recognition accuracies between software and hardware
processed kernels
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The excellent recognition accuracy from the hardware processed kernels
demonstrated high fidelity of using the 3D memristor circuit for such computing
applications. Especially, the quantized output has achieved almost identical results from
the software kernels. Only one test images out of the 10000 test images was correctly
recognized by software but mistakenly identified by hardware processed kernels. The good
performance is based on the accurate weighted sum operation and large noise margin in
between different quantized output states. The statistical data of the normalized output
distribution with its ideal quantized output values are shown in Figure 4.14.

Figure 4.14 Variations in actual analog output from the 3D circuit

4.3.3. Edge Detection for Video Processing
In the previous section, we demonstrated the 3D circuit can be used for parallel
kernel operations in convolutional neural network and achieved very competing results as
the software. The parallel operation is the key advantage that can really accelerate the
processing speed. The high-speed processing is also a critical requirement for high-speed
video processing. For example, the fast etch detection function can be very interesting for
some applications such as self-driving cars. In fact, the edge detection is considered as the
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main function of V1 cortex in the human visual system [103, 104]. The schematic
illustration of using the 3D circuit for parallel edge detection is shown in Figure 4.15

Figure 4.15 Schematic illustration of edge detection using the 3D circuit. Two
Prewitt Kernels were programed in the 3D array for the demonstration of parallel
kernel operations. The output of the 3D array was normalized and processed by
software to obtain the final outputs
In this demonstration, two Prewitt kernels were programed in the 3D array for
parallel filtering of the input video. The hardware filter output was again stored and
normalized to (0,1) in Matlab and used to produce the final output in software. As we can
see from Figure 4.16, the hardware processed video frame produced very fine quality with
clear edge features. Compared with ideal software output, the hardware processed video
frames were a little bit darker in background. This is due to the noises and variations in the
memristor states that produced nonzero output from the center pixels. In ideal software
output, the center pixels were always discarded by the “0” weight to maximize the contrast
in the edges. However, in any analog system, such ideal zeros were very hard to obtain due
to the finite signal-to-noise-ratio (SNR).
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Figure 4.16 Comparison of edge detection from ideal software output and the 3D
circuit output. Fine details of the edge features were cleared observed in the 3D
array output.

4.4. Summary
In this chapter, interesting applications were demonstrated using the 3D circuit. The
high through processing were benefited from the parallel kernel operation implemented in
the 3D circuit. Parallel kernel operation for the convolutional neural network was
demonstrated and achieved comparable performance as the software kernels tested on
MNIST database. The parallel processing capability was further demonstrated by
implementing an edge detection function in video processing.
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CHAPTER 5
DEVELOPMENT OF 3D STACKABLE TRANSISTORS
BASED ON 2D MATERIALS

5.1. Background
The memristor has shown promising capabilities for some applications in the future
data-intensive computing applications. While new nanoelectronic devices are being
studied, new materials are also important to improve the CMOS performance in the “More
Moore” domain and initiate new functionality in the “More than Moore” domain [105].
3D circuit has been studied in this work. The power of 3D integration is not only to
increase the packing density of the integrated chip, but can also establishing new
architecture and functionalities to truly improve the system’s performance beyond the
scaling factors. A more interesting configuration in future would be incorporating different
nanoelectronic devices, such as sensors, amplifiers, logic circuits and integrated them in
the 3D fashion. Under this configuration, the group of 2D materials with its promising
properties will be a highly-demanded candidate for these applications.
2D materials refers to a group of crystalline materials with only one or a few atomic
layers. The most popular one is graphene which has been experimentally studied in 2004
by mechanical exfoliation [106]. Ultrahigh electron mobility exceeding 200,000 cm2V-1s-1
[107] was reported in graphene which are orders of magnitude higher than silicon. At the
same time, the intrinsic ultrathin body of the 2D materials makes them perfect candidates
to use as the channel materials for sub-10 nm transistors. Since then, the different 2D
materials have been proposed to replace silicon as the new material for extending the
CMOS technology. However, the drawback of graphene is its lack of bandgap which
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results in high leakage current and less tunability. There have been a lot of reports on
opening the bandgap in graphene but are still in the early stage of development [108-110].
At the same time, other 2D materials have also been proposed and studied to build
transistors. A group of transition metal dichalcogenide (TMD) materials such as MoS2,
WSe2 and TiS2 have been studied extensively [111, 112]. These materials have decent
bandgap and thus can be used to build transistors with very high ON/OFF ratio. However,
the motilities of these materials are much lower than graphene. Black phosphorus (BP) was
recently rediscovered and demonstrated as a high mobility 2D materials [113, 114]. The
unique puckered structure of BP was also shown to have directional selectivity and thus
opens opportunity for optoelectronic applications. There are many other 2D materials being
proposed and studied. Heterostructure based on a combination of different 2D materials is
also becoming a promising approach [115, 116].
However, because of the difficulties in the material synthesis. The research of 2D
materials has been mainly focused on single device level. While device physics has been
extensively studied, the demand for application into large scale is urgently needed. The
most reliable method for synthesis 2D material is by the chemical vapor deposition (CVD)
to grow high quality 2D materials from its precursor. However, developing such process
for each material is very challenging. So far, high quality large-scale CVD growth of 2D
materials has been mainly limited to a small group of 2D materials [117-120]. A facile and
generic method that can produce monolayer or few layer 2D thin film over large area is of
great interest to move 2D research and application into circuit level.
The transfer of 2D materials is a well-studied subject because the 2D materials are
hard to grow on silicon wafers. At the same time, the transfer method is also commonly
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used for assembly of heterojunctions [121-124]. However, these methods are only applied
to the 2D materials grown by CVD or existing flakes of 2D materials from the substrate.
The more urgent demand in the transfer method is the capability of producing large area
thin film of new 2D materials that cannot be easily synthesized. Some scalable transfer
methods were proposed previously [125-128]. So far, these methods have very little control
over the thickness of the 2D film and are in general cannot be used to produce thinner films.
Here we proposed a transfer printing method that can produce 2D thin film in a relative
large area and good thickness control.

5.2. Preparing Large Array Patterns of 2D Materials via Transfer Printing
The proposed transfer method is based on mechanical exfoliation of 2D materials
from its bulk flake. Conventional exfoliation methods, such as the scotch tape method,
produces isolated 2D thin flakes randomly on the substrate. The flakes with required
thickness and geometry are co-existed with thousands of other unwanted flakes on the
substrate. This makes it impossible to reliably build integrated circuit on such “dirty”
substrate. It also takes a great amount of time and efforts to locate the small flakes that are
suitable for use. Meanwhile, the size of the flakes follows a statistic trend that thinner flakes
are usually much smaller than the thicker flakes. For monolayer or a few layer flakes, the
size are usually on the order of a few micron, where for thicker flakes can be in millimeter
scale (as shown in Figure 5.1) or larger (such as bulk HOPG). The random distributed thin
flakes with small lateral dimensions make them unsuitable for use in real applications. A
better approach could be the transfer of an array of small but organized thin 2D flakes to
overcome the thickness-size dilemma. In our method, the exfoliated thin films were
patterned from the macro-scale flakes or bulk body using a top-down approach with
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lithographic patterns and precise etched depth. With an alignment equipment, the
mechanically exfoliated patterns can be printed on to an arbitrary substrate at a designated
location. Such engineered process opens opportunity for using novel 2D materials in largescale applications.

Figure 5.1 Optical micrograph of thick flake with millimeter-scale dimensions.
The schematic of the transfer process is shown in Figure 5.2. Bulk 2D flakes were
first prepared onto the substrate by using conventional scotch tape method. This step was
to ensure a flat surface for the following lithographic steps. It can be avoided if the 2D
materials are flat enough in large body such as HOPG. Next, the sample printed with large
2D flakes was quickly spin-coated with e-beam resist to avoid any degradations of the
material when exposed to air. After spin-coating, the sample was examined under
microscope to select large raw flakes for the patterning and transfer-printing. In the second
step, square transferable blocks with diameters of a few microns were patterned by e-beam
lithography. We chose the size of transfer window to be a few microns to match the
dimension of single crystalline domain in a lot of 2D materials. For a millimeter size donor
flake, thousands of transfer windows can be patterned and transferred at the same time so
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that the accumulated area of the transferred 2D films can be on the order of few hundreds
of microns by few hundreds of microns in size. At the same time, the gap in between the
patterns can be fully utilized for interconnection. After patterning, the samples were put
into reactive ion etch where the patterns were precisely etched with desired thickness into
the bulk body of the raw flakes. This was the most critical step of the transfer process.
Different materials required different etch chemistry and process conditions. There are two
requirements for this step. First, the etch rate should be precisely controlled because the
desired thickness of 2D flakes are no thicker than a few nanometers. Meanwhile, the
etching process should provide clean separation at the edge of the pattern to ensure good
exfoliation yield. After the etch process, the sample was then spin-coated with the PVA
transfer template. PVA was chosen to be the transfer template because it can be
conveniently dissolved in water after printing. The structure of the donor sample before
exfoliation is shown in Figure 5.2(c), the structure of the transferable block is shown in the
center of the substrate with isolated 2D thin film and the polymers on top of it. The
polymers outside the transfer window are used to hold the bulk flake from exfoliation.
After curing the PVA transfer template, a home-made roller device was attached to the
PVA and released it from the substrate. We engineered the adhesion between different
interfaces to make the weakest adhesion interface to be in between the isolated 2D film and
its bulk body on the substrate. As a result, isolated 2D film can be exfoliated together with
the PVA film, as shown in Figure 5.2(d). The PVA template with the exfoliated 2D thin
film was then mounted on the aligner and printed onto the target substrate with good
registry. Finally, the target sample is dipped in hot DI water and Acetone to remove the
PVA and E-beam resists, respectively.
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Figure 5.2 Schematic of the 2D transfer method. (a) Bulk 2D flakes are prepared on
the substrate using scotch tape method. (b) Transfer windows are patterned on the
bulk flake using e-beam lithography and subsequently etched with desired thickness
using reactive ion etch. (c) PVA transfer template was spin-coated and cured to
encapsulate the transfer window. (d) PVA template is release from substrate and
exfoliate the isolated 2D thin film from the substrate. (e) The isolated 2D thin film is
then printed onto target substrate. (f) The excessive polymers are removed in
solvent, leaving 2D films on substrate.
The yield and quality of the printed film is highly dominated by the transfer process.
The transfer printing process can be considered as a competition of adhesion between
different interfaces. The ideal conditions of adhesion between different interfaces is
summarized in Table 5.1. First, the adhesion in between 2D flake to the transfer block
should be much larger than the inter-layer adhesion of 2D materials. At the same time, the
adhesion between 2D materials to the transfer template should be minimized to avoid the
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Table 5.1 Ideal strength of adhesion between different interfaces
Bonding relations

2D flake
to
2D bulk

2D flake
to
Transfer block

Transfer block
to
PVA template

Bulk E-beam resist
to
PVA template

2D bulk
to
PVA template

Ideal adhesion level
at interface

Weak

Strong

Strong

Weak

Weak

exfoliation of the entire bulk flakes by the PVA template. As we know, the interlayer
adhesion of 2D materials are mainly based on the relatively weak Van der Waals force,
thus it is highly possible to find a resist to provide stronger adhesion for the pattern transfer
process. Among them, PPC is a popular material that has been used in literatures for
assembly of 2D materials [129]. The adhesion of PPC to 2D material can be tuned by
varying the transfer temperature. In our experiment, we found that the glass-transition
temperature (Tg) was critical in determine the adhesion of polymers to 2D materials. Figure
5.3 shows the adhesion of PPC and PVA to graphene at different temperatures. Scotch tape
was used to exfoliate a large area of graphene from the HOPG and then printed onto PPC
or PVA at different temperatures. Comparisons are shown in between the shape of original
graphene pattern from the tape to the printed graphene patterns. Reasonable yield of
printing was found for PPC when heated above 60 ◦C, while for PVA no significant printing
was found below 80◦C. The PPC is known to have a Tg between 25◦C of 45◦C [130] while
the Tg for PVA is 85◦C [131]. At room temperature, both polymers are in its solid state and
have weak adhesion to graphene. However, when heated above the Tg, the polymers are
transformed into a “glassy” viscous state and thus shows stronger adhesion. The same trend
of adhesion was also demonstrated on BP. By choosing PPC with lower Tg as underlayer
ebeam resist and PVA with higher Tg as the transfer template, the desired adhesion contrast
to 2D materials has been achieved between the transfer resist and the template.
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Figure 5.3 Comparison of adhesion between PPC/PVA to graphene at different
temperatures. The different glass transition temperature of two polymers
contributed to the high adhesion contrast at 60 ◦C.

Figure 5.4 Comparison of writing resolution of PPC using different accelerating
voltages in EBL (scale bar: 10 µm). Low accelerating voltage can effectively reduce
the unwanted expose by back-scattered electrons.

108

Although the PPC provided good adhesion to the 2D materials, its feasibility to use
as resist for the e-beam lithography (EBL) should be confirmed. The PPC has rarely been
reported to use as e-beam resist. A standard writing test using 30K eV resulted in very poor
resolution. The small features were not fully developed while the larger pattern expanded
significantly, as shown in Figure 5.4 (c). Improvements were achieved when we reduced
the accelerating voltages in EBL, as shown in Figure 5.4 (a-b). Both small and large
patterns were developed more uniform and the feature size of the developed pattern was
consistent with its desired size. This observation was dramatically different from common
EBL process where higher accelerating voltages were expected to achieve better resolution.
As the electron beam hit the resist, the electrons will be refracted inside the resist film so
that the effective exposed area will be larger than the original pattern area. The expanded
width depended on the accelerating voltages and the thickness of the resist and usually
would be around few nanometers to few hundreds of nanometers. At the same time, part
of electrons can penetrate through the resist film and excite some back-scattered electrons
in the substrate. The back-scattered electrons have the chance to go back into the resist film
and expose the resist again. For a conventional e-beam resist such as PMMA, it has a
moderate sensitivity and high contrast so that the back-scattered electrons are not enough
to fully expose the resist so that higher accelerating voltages are preferred to reduce the
refraction of electrons to achieve higher resolution. The different observations from the
PPC patterning indicates the opposite properties of PPC to the conventional e-beam resist
such as PMMA. The expanded feature size using higher accelerating voltages can be
explained by the low sensitivity of the PPC resist where small amount of backscattered
electrons were already enough to expose the PPC resist. At higher accelerating voltages,
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the electrons were expected to have larger scattering radius and strength so that they can
reach further away on the sample surface (1~2 µm). To reduce the strength of back scatter
electrons, lower accelerating voltages are preferred. In our method, 6K eV were chosen to
be the accelerating voltage for pattering the transfer block.

Figure 5.5 Physically enhanced adhesion between PVA and the transfer blocks (a)
Profile of ebeam lithography on PPC/PMMA bilayer resists. (b) Physically
enhanced adhesion of transfer blocks to the PVA template
From Table 5.1, the adhesion between different polymers used in the transfer
printing process are also very important to achieve the desired pattern transfer from the
exfoliation process. This required the polymer used for patterning and transferring (e.g.
PPC) to have strong adhesion inside the transfer blocks while provide minimum adhesion
outside the transfer blocks. Another adhesion tests were conducted to study the adhesion
between PPC and PVA film. It was revealed that the PVA provided poor adhesions to a lot
of polymers including PPC and PMMA. The relative weak adhesion was good for the
adhesion requirement outside the transfer blocks but will not be enough to pick up the
transfer blocks. To enhance the adhesion inside the transfer block at such microscopic
domain would be very challenging through chemical methods. Instead, an alternative
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method was developed to physically enhance the adhesion to the transfer blocks. Another
PMMA layer was applied on top of the PPC for the patterning and transfer process. The
EBL profile of this bi-layer structure resulted in undercuts in the PPC layer because of its
poorer resolution, as shown in Figure 5.5 (a). As a result, the transfer block formed
retracted profile in the lower PPC layer. The liquid PVA solution can flow into the retracted
area and partially wrapped the transfer block inside, as shown in Figure 5.5 (b). In this
way, the transfer blocks are more likely to be taken away during the exfoliation process.
An optimized resist thickness needed to be tested. On one hand, we demand the thickness
of PMMA layer to be thicker enough to provide enough stiffness. On the other hand, the
total thickness of the resist layer should not be too thick because the electron can only
penetrate a few hundreds of nanometers when operating EBL at 6K eV.

Figure 5.6 SEM and Optical image of the printed BP flakes with different thickness.
Uniform color was observed indicates the similar thickness of the flakes. Coarse
control of thickness of the printed pattern was achieved by the different etch time.
Scale bar: 2 µm.
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The control the thickness of the transferred pattern, a precise etch process is
required. Some of the printed 2D patterns using our transfer printing method are shown in
Figure 5.6. The material studied here was Black phosphorus (BP). The SEM images of the
printed flake are shown on the left and optical images are shown on the right. BP patterns
with different thickness have been successfully exfoliated from the bulk BP flake and
printed onto the target substrate. The color of the printed film was very uniform, which
indicated the uniform thickness among different flakes. This is a necessary requirement for
maintain uniform electrical properties over large area. At the same time, the thickness of
the printed film can be roughly controlled by the etch time, which is a promising property
of our methods.

Figure 5.7 AFM images of BP and graphene samples etched with different plasma.
Chemical dominated etch using more reactive etchant in (a) and (b) showing smooth
surface, while physical dominate etch in (c) and (d) showing bad surface profile.
To further improve the transfer yield. We first focused on fine tuning the etching
process. The etch process in this method is the most critical step. Since the reactive ion
etch is a combined chemical and physical etching process, the resulted profile can be varied
by different process conditions. One of the problem is the sidewall re-deposition which
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happened in the physical dominated etching such as Ar bombardment. The sidewall redeposition is a big problem in our transfer method where the isolated 2D flakes can be
pinched down by the materials deposited on the sidewall and thus cause the transfer failure.
Meanwhile, RIE is a high energy process. Excessive energy can induce the formation of
fluorocarbon layer on the surface of resist. Such thin carbon layer can also affect the
exfoliation. Standard procedure to remove the fluorocarbon layer is to apply short oxygen
plasma etch. However, the oxygen plasma etch can oxidize the materials and forms an
oxidation layer. Figure 5.7 shows AFM images of test samples of BP and graphene under
different etch recipes. By using chemical-dominating etchant, the BP and graphene sample
has shown very smooth edge and thus showing minimum sign of side-wall redeposition.
At the meantime, the physical-dominating etch using Ar has shown large roughness at the
edge of the pattern as well as the formation of fluorocarbon layer, as shown in Figure
5.7(d).

Figure 5.8 Images of the printed BP arrays. (a) AFM image of the array (b) Step
height measurement confirm its thickness as 9 nm. (c) Optical images of the field
effect transistor array based on printed BP films.
Finally, with our optimized process conditions, array of the 2D materials can be
printed. The AFM image of a printed array is shown in Figure 5.8 (a). The example shows

113

a 2 x3 array of 2D materials with the metal markers patterned in the center for alignment
purose. The thickness of BP patterns in the array is around 9 nm, as shown in Figure 5.8(b).

5.3. Field-Effect Transistor (FET) Based on Printed 2D Material Patterns
The printed 2D thin films can be used for a variety group of applications. The fieldeffect transistor (FET) is one of the fundamental building block of these application. For
demonstration purpose, we build an array of field effect transistors (FET) based on the
transfer printed BP array, as shown in Figure 5.8 (c). The BP field-effect transistors were
fabricated using a back gate configuration with 20 nm thick Al2O3 dielectric deposited by
ALD. The thickness of the BP film is around 9 nm in thickness. At this thickness, typical
p-type characteristics with a bandgap of 0.3 eV is expected. The electrical performance of
four transistors inside the array were shown in Figure 5.9. From the Id-Vd graphs, similar
performance from different flakes were observed. Based on current process conditions, it
was hard to obtain exact same characteristics from all the transistors in the array due to the
fact that the printed 2D patterns may not from same crystal domain. At the same time,
further improvement in the transfer process, device fabrication may be helpful to reduce
the contaminations and variations. We think the current method is already good to be
integrate those 3D-stackable device with memristor for some prototype studies but it could
be really promising in future when all the process parameters are optimized.
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Figure 5.9 Ids-Vds Characteristics of the BP-FETs fabricated using a back-gate
configuration based on the printed BP arrays shown in Figure 5.8.

5.4. Summary
A novel transfer printing method to produce arrays of 2D materials were developed
in this chapter. The new method opens opportunities to synthesis large area of 2D patterns
for use to build large-scale integrated circuits.
The development of this method is based on extensive experiments on the transfer
printing conditions. First, we examined the adhesion condition in between different
interfaces during the transfer process. PPC/PMMA bilayer structure was proposed to
provide strong adhesion to the 2D materials at elevated temperature while achieving strong
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adhesion to the PVA template through physically engineered structure. At the same time,
precise tuning of the etch recipe achieved a coarse control over the film thickness.
Arrays of black phosphorus patterns were mechanically exfoliated and printed on a
target substrate. Field effect transistors were build based on the printed 2D patterns and
good electrical behaviors were observed.
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CHAPTER 6
CONCLUSION AND FUTURE WORK

6.1. Summary of Contribution
Promising properties of memristor makes it a strong candidate in beyond CMOS
nanoelectronic applications. Circuit level study and implementation is urgently needed to
provide more intuitive knowledge for the development of memristor-based application. In
this work, we focused on the design and implementation of a working 3D memristor
system.
First, device level study is carried out to improve the memristor performance and
make it more compatible with heterogeneous integration. Specifically, we studied how the
geometry of electrodes can affect the switching behavior. Better switching uniformity were
achieved by using nanostructured electrodes. Meanwhile, a low current Pt/HfO2/TiN
memristor was developed to fulfil the requirement from CMOS circuit. Finally, a nonlinear
memristor with integrated selector devices were engineered for potential application in 3D
memristor based data storage system.
On the circuit level, we proposed a new 3D architecture for memristor. The unique
column-to-column isolation and vertical oriented top and bottom electrodes reduces the
sneak path problem while increase the communication bandwidth for parallel computing
applications. Meanwhile, extensive process development was carried out for the fabrication
of 3D circuit. With good progress in the design and development, world’s tallest 3D
memristor circuit to date is demonstrated.
Computing applications based on the fabricated 3D memristor circuit were
demonstrated. The 3D integration design has a unique advantage in performing high
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throughput parallel kernel operations. As proof of concept demonstrations, we showcased
the use of 3D circuit as parallel operated kernels for convolutional neural network and edge
detection processors in video processing.
Finally, we extended our scope of research into the preparation of large area 2D
materials. The 2D materials is a group of materials with atomically thin crystalline structure
and has the potential to build high-performance CMOS circuits. The 2D based circuits can
be a great complementary to the memristors and have the potential to integrate with the 3D
memristor circuit and form a heterogeneous 3D system. A lot of efforts have been put to
the development of the new transfer-printing method. Issues in the etching and transfer
process have been addressed. BP films with different thickness have been successfully
printed on the target substrate and show good electrical performance. The facile methods
provide a good solution to utilizing the new 2D materials.

6.2. Future Work
We have strong confidence that the 3D circuit will be extensively implemented in
the “big data era”. Our current demonstrations were mainly based on “off-chip” access to
the 3D circuits and thus the communication bandwidth was quite limited.
Demonstration on the large 3D memristor system with integrated CMOS peripheral
circuit are needed. To achieve this goal, the CMOS circuit design is as important as the
development of 3D memristor circuit. On one hand, current memristors are still suffered
from issues such as switching uniformity and sneak path problem. The CMOS design that
can better handle these issues are extremely desired. On the other hand, the 3D integration
of memristors can achieve unprecedented packing density, far beyond the capacity of
CMOS counterparts. How to efficiently and economically utilize small number of CMOS
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circuitry to access the dense memristor network and provide maximum input and output
bandwidth can be a critical issue in determine the system performance.
On the other hand, the demonstrations in this work were mainly based on clusters
of small kernels for highly parallel operations. However, this does not rule out the
possibility of using the new 3D design for the computing on a larger scale. For example,
the different columns of 3D circuit can be isolated during the programing stage and
connected together during the computing stage, equivalent to a 1TnR structure. In this way,
the sneak path problem during programing stage can be minimized while larger array size
is available at computing stage.
Finally, the most interesting structure in future 3D circuit is the combination of
different circuit elements such as computing units implemented by memristors, sensory
circuit by devices built with 2D materials and peripheral circuit based on CMOS. At the
same time, the 3D circuits can be further stacked on top of each other to build a hierarchical
circuit in the true 3-dimensional way. To realize this goal, improvements in the device
engineering, circuit design and fabrication process are all needed.
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